Low Power Hex TTL-to-ECL Translator

Similar documents
Low Power Hex TTL-to-ECL Translator

Low Power Quint 2-Input OR/NOR Gate

Low Power Hex ECL-to-TTL Translator

Low Power Octal ECL/TTL Bi-Directional Translator with Latch

Low Power Quint AND/NAND Gate

74FR Bit Bidirectional Transceiver with 3-STATE Outputs

74F00 Quad 2-Input NAND Gate

74F14 Hex Inverter Schmitt Trigger

74F573 Octal D-Type Latch with 3-STATE Outputs

DM74LS75 Quad Latches

74F794 8-Bit Register with Readback

DM74LS30 8-Input NAND Gate

74F540 74F541 Octal Buffer/Line Driver with 3-STATE Outputs

54F/74F04 Hex Inverter

NC7SZ32 TinyLogic UHS 2-Input OR Gate

74VHC Channel Analog Multiplexer 74VHC4052 Dual 4-Channel Analog Multiplexer 74VHC4053 Triple 2-Channel Analog Multiplexer

54AC00 54ACT00 Quad 2-Input NAND Gate

DM74ALS652/74ALS652-1 Octal 3-STATE Bus Transceiver and Register

DS26C31T/DS26C31M CMOS Quad TRI-STATE Differential Line Driver

100LVELT22 3.3V Dual LVTTL/LVCMOS to Differential LVPECL Translator

DS DS Series Dual Peripheral Drivers

DM7411 Triple 3-Input AND Gate

DS1488 Quad Line Driver


DS7833 DS8833 DS7835 DS8835 Quad TRI-STATE Bus Transceivers

54AC08 Quad 2-Input AND Gate

DS75451/2/3 Series Dual Peripheral Drivers

54FCT240 Octal Buffer/Line Driver with TRI-STATE Outputs

DM54LS86 DM74LS86 Quad 2-Input Exclusive-OR Gates

MM74HC132 Quad 2-Input NAND Schmitt Trigger

MM74HCU04 Hex Inverter

MM74HC132 Quad 2-Input NAND Schmitt Trigger

DS14C238 Single Supply TIA/EIA x 4 Driver/Receiver

MM74HC00 Quad 2-Input NAND Gate

54LS125A DM54LS125A DM74LS125A Quad TRI-STATE Buffers

CD4069UBC Inverter Circuits

DS75365 Quad TTL-to-MOS Driver

DS3695/DS3695T/DS3696/DS3697 Multipoint RS485/RS422 Transceivers/Repeaters

DM Segment Decoder/Driver/Latch with Constant Current Sink Outputs

DS16F95, DS36F95 EIA-485/EIA-422A Differential Bus Transceiver

74ABT244 Octal Buffer/Line Driver with 3-STATE Outputs

74ABT245 Octal Bi-Directional Transceiver with 3-STATE Outputs

DM74ALS373 Octal D-Type TRI-STATE Transparent Latch

DM74ALS174 DM74ALS175 Hex/Quad D-Type Flip-Flops with Clear

MM54C932 MM74C932 Phase Comparator

DS3486 Quad RS-422, RS-423 Line Receiver

DM74ALS520 DM74ALS521 8-Bit Comparator

DS7830 Dual Differential Line Driver

74ACTQ821 Quiet Series 10-Bit D-Type Flip-Flop with 3-STATE Outputs

74F583 4-Bit BCD Adder

FIN V LVDS High Speed Differential Driver/Receiver

DS3680 Quad Negative Voltage Relay Driver

54LS30 DM54LS30 DM74LS30 8-Input NAND Gate

FIN1532 5V LVDS 4-Bit High Speed Differential Receiver

54ABT Bit Transparent Latch with TRI-STATE Outputs

DS7830/DS8830 Dual Differential Line Driver

74F132 Quad 2-Input NAND Schmitt Trigger

96LS02 DM96LS02 Dual Retriggerable Resettable Monostable Multivibrator

74F32 Quad 2-Input OR Gate


74AC04 74ACT04 Hex Inverter

DS90C032B LVDS Quad CMOS Differential Line Receiver

DS96172/DS96174 RS-485/RS-422 Quad Differential Line Drivers

74ACTQ74 Quiet Series Dual D-Type Positive Edge-Triggered Flip-Flop

DS3662 Quad High Speed Trapezoidal Bus Transceiver

74F157A Quad 2-Input Multiplexer

DS90C031 LVDS Quad CMOS Differential Line Driver

74F139 Dual 1-of-4 Decoder/Demultiplexer

74ACQ241 Octal Buffer/Line Driver with 3-STATE Outputs

DS90LV017A LVDS Single High Speed Differential Driver

DS9637A Dual Differential Line Receiver

FST Bit Low Power Bus Switch

DS8922 DS8922A DS8923 DS8923A TRI-STATE RS-422 Dual Differential Line Driver and Receiver Pairs

NC7WZ125 TinyLogic UHS Dual Buffer with 3-STATE Outputs

DS3486 Quad RS-422, RS-423 Line Receiver

54AC191 Up/Down Counter with Preset and Ripple Clock

DS8922/DS8922A/DS8923A TRI-STATE RS-422 Dual Differential Line Driver and Receiver Pairs

DS90C032 LVDS Quad CMOS Differential Line Receiver

DM74ALS14 Hex Inverter with Schmitt Trigger Inputs

LM723/LM723C Voltage Regulator

DM74LS126A Quad 3-STATE Buffer

DM74ALS245A Octal 3-STATE Bus Transceiver

DM74LS14 Hex Inverter with Schmitt Trigger Inputs

DM54LS190 DM74LS190 DM54LS191 DM74LS191 Synchronous 4-Bit Up Down Counters with Mode Control


DS75176B/DS75176BT Multipoint RS-485/RS-422 Transceivers

DM74LS83A 4-Bit Binary Adder with Fast Carry

DS485 Low Power RS-485/RS-422 Multipoint Transceiver

74VHC4046 CMOS Phase Lock Loop

NC7ST00 TinyLogic HST 2-Input NAND Gate

DM74LS221 Dual Non-Retriggerable One-Shot with Clear and Complementary Outputs

DS14185 EIA/TIA Driver x 5 Receiver

74LCX125 Low Voltage Quad Buffer with 5V Tolerant Inputs and Outputs

DS1489 DS1489A Quad Line Receiver

DM74ALS169B Synchronous Four-Bit Up/Down Counters

DM74AS651 DM74AS652 Octal Bus Transceiver and Register

NC7WZ86 TinyLogic UHS Dual 2-Input Exclusive-OR Gate

FST32X Bit Bus Switch

DM96S02 Dual Retriggerable Resettable Monostable Multivibrator

74ALVC Low Voltage 16-Bit Bidirectional Transceiver with 3.6V Tolerant Inputs and Outputs and 26Ω Series Resistors in A Port Outputs

Transcription:

100324 Low Power Hex TTL-to-ECL Translator General Description The 100324 is a hex translator, designed to convert TTL logic levels to 100K ECL logic levels. The inputs are compatible with standard or Schottky TTL. A common Enable (E), when LOW, holds all inverting outputs HIGH and holds all true outputs LOW. The differential outputs allow each circuit to be used as an inverting/non-inverting translator, or as a differential line driver. The output levels are voltage compensated over the full 4.2V to 5.7V range. When the circuit is used in the differential mode, the 100324, due to its high common mode rejection, overcomes voltage gradients between the TTL and ECL ground systems. The and V TTL power may be applied in either order. The 100324 is pin and function compatible with the 100124 with similar AC performance, but features power dissipation roughly half of the 100124 to ease system cooling requirements. Features n Pin/function compatible with 100124 n Meets 100124 AC specifications n 50% power reduction of the 100124 n Differential outputs n 2000V ESD protection n 4.2V to 5.7V operating range n Available to MIL-STD-883 n Available to industrial grade temperature range Ordering Code: Logic Diagram Pin Names Description March 1998 100324 Low Power Hex TTL-to-ECL Translator D 0 D 5 E Q 0 Q 5 Q 0 Q 5 Data Inputs Enable Input Data Outputs Complementary Data Outputs DS009878-4 1998 Fairchild Semiconductor Corporation DS009878 www.fairchildsemi.com

Connection Diagrams 24-Pin DIP/SOIC 28-Pin PCC 24-Pin Quad Cerpak DS009878-3 DS009878-2 DS009878-1 www.fairchildsemi.com 2

Absolute Maximum Ratings (Note 1) Above which the useful life may be impaired. Storage Temperature (T STG ) 65 C to +150 C Maximum Junction Temperature (T J ) Ceramic +175 C Plastic +150 C Pin Potential to Ground Pin 7.0V to +0.5V V TTL Pin Potential to Ground Pin 0.5V to +6.0V Input Voltage (DC) 0.5V to +6.0V Output Current (DC Output HIGH) 50 ma ESD (Note 2) 2000V Recommended Operating Conditions Case Temperature (T C ) Commercial 0 C to +85 C Industrial 40 C to +85 C Military 55 C to +125 C Supply Voltage ( ) 5.7V to 4.2V Note 1: Absolute maximum ratings are those values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied. Note 2: ESD testing conforms to MIL-STD-883, Method 3015. Commercial Version DC Electrical Characteristics (Note 3) = GND, T C = 0 C to +85 C, V TTL Symbol Parameter Min Typ Max Units Conditions V OH Output HIGH Voltage 1025 955 870 mv V IN =V IH (Max) Loading with V OL Output LOW Voltage 1830 1705 1620 or V IL (Min) 50Ω to 2.0V V OHC Output HIGH Voltage 1035 mv V IN = V IH(Min) Loading with V OLC Output LOW Voltage 1610 or V IL (Max) 50Ω to 2.0V V IH Input HIGH Voltage 2.0 5.0 V Guaranteed HIGH Signal for All Inputs V IL Input LOW Voltage 0 0.8 V Guaranteed LOW Signal for All Inputs V CD Input Clamp Diode Voltage 1.2 V I IN = 18 ma I IH Input HIGH Current V IN = +2.4V, Data 20 µa All Other Inputs V IN = GND Enable 120 Input HIGH Current 1.0 ma V IN = +5.5V, Breakdown Test, All Inputs All Other Inputs = GND I IL Input LOW Current V IN = +0.4V, Data 0.9 ma All Other Inputs V IN = V IH Enable 5.4 I EE Power Supply Current 70 45 22 ma All Inputs V IN = +4.0V I TTL V TTL Power Supply Current 25 38 ma All Inputs V IN = GND Note 3: The specified limits represent the worst case value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under worst case conditions. DIP AC Electric Characteristics = GND, V TTL Symbol Parameter T C = 0 C T C = +25 C T C = +85 C Units Conditions Min Max Min Max Min Max t PLH Propagation Delay 0.50 3.00 0.50 2.90 0.50 3.00 ns t PHL Data and Enable to Output Figures 1, 2 t TLH Transition Time 0.45 1.80 0.45 1.80 0.45 1.80 ns t THL 20% to 80%, 80%to 20% 3 www.fairchildsemi.com

SOIC, PCC and Cerpak AC Electrical Characteristics = GND, V TTL Symbol Parameter T C = 0 C T C = +25 C T C = +85 C Units Conditions Min Max Min Max Min Max t PLH Propagation Delay 0.50 2.80 0.50 2.70 0.50 2.80 ns t PHL Data and Enable to Output Figures 1, 2 t TLH Transition Time 0.45 1.70 0.45 1.70 0.45 1.70 ns t THL 20% to 80%, 80%to 20% t OSHL Maximum Skew Common Edge PCC Only Output-to-Output Variation 0.95 0.95 0.95 ns (Note 4) Data to Output Path t OSLH Maximum Skew Common Edge PCC Only Output-to-Output Variation 0.70 0.70 0.70 ns (Note 4) Data to Output Path t OST Maximum Skew Opposite Edge PCC Only Output-to-Output Variation 1.60 1.60 1.60 ns (Note 4) Data to Output Path t PS Maximum Skew PCC Only Pin (Signal) Transition Variation 1.20 1.20 1.20 ns (Note 4) Data to Output Path Note 4: Output-to-Output Skew is defined as the absolute value of the difference between the actual propagation delay for any outputs within the same packaged device. The specifications apply to any outputs switching in the same direction either HIGH to LOW (t OSHL ), or LOW to HIGH (t OSLH ), or in opposite directions both HL and LH (t OST ). Parameters t OST and t PS guaranteed by design. Industrial Version PCC DC Electrical Characteristics (Note 5) = GND, T C = 40 C to +85 C, V TTL Symbol Parameter T C = 40 C T C = 0 C to +85 C Units Conditions Min Max Min Max V OH Output HIGH Voltage 1085 870 1025 870 mv V IN =V IH (Max) Loading with V OL Output LOW Voltage 1830 1575 1830 1620 or V IL (Min) 50Ω to 2.0V V OHC Output HIGH Voltage 1095 1035 mv V IN = V IH(Min) Loading with V OLC Output LOW Voltage 1565 1610 or V IL (Max) 50Ω to 2.0V V IH Input HIGH Voltage 2.0 5.0 2.0 5.0 V Guaranteed HIGH Signal for All Inputs V IL Input LOW Voltage 0 0.8 0 0.8 V Guaranteed LOW Signal for All Inputs V CD Input Clamp Diode Voltage 1.2 1.2 V I IN = 18 ma I IH Input HIGH Current V IN = +2.4V, Data 20 20 µa All Other Inputs V IN = GND Enable 120 120 Input HIGH Current 1.0 1.0 ma V IN = +5.5V, Breakdown Test, All Inputs All Other Inputs = GND I IL Input LOW Current V IN = +0.4V, Data 0.9 0.9 ma All Other Inputs V IN = V IH Enable 5.4 5.4 I EE Power Supply Current 70 22 70 22 ma All Inputs V IN = +4.0V I TTL V TTL Power Supply Current 38 38 ma All Inputs V IN = GND Note 5: The specified limits represent the worst case value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under worst case conditions. www.fairchildsemi.com 4

PCC AC Electrical Characteristics = GND, V TTL Symbol Parameter T C = 40 C T C = +25 C T C = +85 C Units Conditions Min Max Min Max Min Max t PLH Propagation Delay 0.50 2.80 0.50 2.70 0.50 2.80 ns Figures 1, 2 t PHL Data and Enable to Output t TLH Transition Times 0.35 1.80 0.45 1.70 0.45 1.70 ns Figures 1, 2 t THL 20% to 80%, 80%to 20% Military Version DC Electrical Characteristics = GND, T C = 55 C to +125 C, V TTL Symbol Parameter Min Max Units T C Conditions Notes V OH Output HIGH 1025 870 mv 0 C to +125 C V IN = V IH (Max) Loading with (Notes 6, 7, 8) Voltage or V IL (Min) 50Ω to 2.0V 1085 870 mv 55 C V OL Output LOW Voltage 1830 1620 mv 0 C to +125 C 1830 1555 mv 55 C V OHC Output HIGH Voltage 1035 mv 0 C to +125 C V IN = V IH (Max) or V IL (Min) 1085 mv 55 C Loading with 50Ω to 2.0V (Notes 6, 7, 8) V OLC Output LOW Voltage 1610 mv 0 C to +125 C 1555 mv 55 C V IH Input HIGH Voltage 2.0 5.0 V 55 C to +125 C Over V TTL,,T C Range (Notes 6, 7, 8, 9) V IL Input LOW Voltage 0.0 0.8 V 55 C to +125 C Over V TTL,,T C Range (Notes 6, 7, 8, 9) I IH Input HIGH Current 20 µa 55 C to +125 C V IN = +2.7V (Notes 6, 7, 8) Breakdown Test 100 µa 55 C to +125 C V IN = +7.0V I IL Input LOW Current Data 0.9 ma 55 C to +125 C V IN = +0.4V (Notes 6, 7, 8) Enable 5.4 V FCD Input Clamp 1.2 V 55 C to +125 C I IN = 18 ma (Notes 6, 7, 8) Diode Voltage I EE Power 70 22 ma 55 C to +125 C All Inputs V IN = +4.0V (Notes 6, 7, 8) Supply Current I TTL V TTL Power 38 ma 55 C to +125 C All Inputs V IN = GND (Notes 6, 7, 8) Supply Current Note 6: F100K 300 Series cold temperature testing is performed by temperature soaking (to guarantee junction temperature equals 55 C), then testing immediately without allowing for the junction temperature to stabilize due to heat dissipation after power-up. This provides cold start specs which can be considered a worst case condition at cold temperatures. Note 7: Screen tested 100% on each device at 55 C, +25 C, and +125 C, Subgroups 1, 2, 3, 7, and 8. Note 8: Sample tested (Method 5005, Table I) on each manufactured lot at 55 C, +25 C, and +125 C, Subgroups A1, 2, 3, 7, and 8. Note 9: Guaranteed by applying specified input condition and testing V OH /V OL. AC Electrical Characteristics = GND, V TTL Symbol Parameter T C = 55 C T C = +25 C T C = +125 C Units Conditions Notes Min Max Min Max Min Max t PLH Propagation Delay 0.50 3.00 0.50 2.90 0.30 3.30 ns (Notes 10, 11, 12) t PHL Data and Enable to Output Figures 1, 2 t TLH Transition Time 0.35 1.80 0.45 1.80 0.45 1.80 ns (Note 13) t THL 20% to 80%, 80%to 20% Note 10: F100K 300 Series cold temperature testing is performed by temperature soaking (to guarantee junction temperature equals 55 C), then testing immediately after power-up. This provides cold start specs which can be considered a worst case condition at cold temperatures. Note 11: Screen tested 100% on each device at +25 C temperature only, Subgroup A9. Note 12: Sample tested (Method 5005, Table I) on each manufactured lot at +25 C, Subgroup A9, and at +125 C and 55 C temperatures, Subgroups A10 and A11. 5 www.fairchildsemi.com

AC Electrical Characteristics (Continued) Note 13: Not tested at +25 C, +125 C, and 55 C temperature (design characterization data). Switching Waveform FIGURE 1. Propagation Delay and Transition Times DS009878-6 www.fairchildsemi.com 6

Test Circuit Note: V CC,V CCA = 0V, = 4.5V, V TTL = +5.0V, V IH = +3.0V L1, L2 and L3 = equal length 50Ω impedance lines R T = 50Ω terminator internal to scope Decoupling 0.1 µf from GND to V CC, and V TTL All unused outputs are loaded with 50Ω to 2V or with equivalent ECL terminator network C L = Fixture and stray capacitance 3pF Ordering Information FIGURE 2. AC Test Circuit DS009878-5 The device number is used to form part of a simplified purchasing code where a package type and temperature range are defined as follows: DS009878-8 7 www.fairchildsemi.com

8

Physical Dimensions inches (millimeters) unless otherwise noted 24-Lead Ceramic Dual-In-Line Package (0.400" Wide) (D) Package Number J24E 24-Lead Molded Package (0.300" Wide) (S) Package Number M24B 9 www.fairchildsemi.com

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 24-Lead Plastic Dual-In-Line Package (P) Package Number N24E www.fairchildsemi.com 10

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 28-Lead Plastic Chip Carrier (Q) Package Number V28A 11 www.fairchildsemi.com

100324 Low Power Hex TTL-to-ECL Translator Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 24 Lead Quad Cerpak (F) Package Number W24B LIFE SUPPORT POLICY FAIRCHILD S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE- VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMI- CONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. Fairchild Semiconductor Corporation Americas Customer Response Center Tel: 1-888-522-5372 www.fairchildsemi.com Fairchild Semiconductor Europe Fax: +49 (0) 1 80-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 8 141-35-0 English Tel: +44 (0) 1 793-85-68-56 Italy Tel: +39 (0) 2 57 5631 Fairchild Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: +852 2737-7200 Fax: +852 2314-0061 National Semiconductor Japan Ltd. Tel: 81-3-5620-6175 Fax: 81-3-5620-6179 Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.