Advanced Mathematics MEVD 101

Similar documents
Sri Satya Sai University of Technology and Medical Sciences, Sehore(M.P.) ADVANCED MATHEMATICS MEPS 101

EC 1354-Principles of VLSI Design

CMOS Digital Logic Design with Verilog. Chapter1 Digital IC Design &Technology

VL0306-VLSI Devices & Design. L T P C EC0306 VLSI DEVICES AND DESIGN Prerequisite : EC0205 & EC0203 Course outcomes

EE 434 ASIC & Digital Systems

Chhattisgarh Swami Vivekanand Technical University, Bhilai

VL0306-VLSI Devices & Design. L T P C EC0306 VLSI DEVICES AND DESIGN Prerequisite : EC0205 & EC0203 Course outcomes

nmos, pmos - Enhancement and depletion MOSFET, threshold voltage, body effect

Academic Course Description

DIGITAL SIGNAL PROCESSING WITH VHDL

Academic Course Description

Engr354: Digital Logic Circuits

GUJARAT TECHNOLOGICAL UNIVERSITY

Reference. Wayne Wolf, FPGA-Based System Design Pearson Education, N Krishna Prakash,, Amrita School of Engineering

Low Power VLSI Circuit Synthesis: Introduction and Course Outline

Propagation Delay, Circuit Timing & Adder Design. ECE 152A Winter 2012

Propagation Delay, Circuit Timing & Adder Design

Digital Signal Processing

CS302 - Digital Logic Design Glossary By

FPGA Based System Design

Preface to Third Edition Deep Submicron Digital IC Design p. 1 Introduction p. 1 Brief History of IC Industry p. 3 Review of Digital Logic Gate

Abstract of PhD Thesis

Lecture 1. Tinoosh Mohsenin

Academic Course Description

Technology Timeline. Transistors ICs (General) SRAMs & DRAMs Microprocessors SPLDs CPLDs ASICs. FPGAs. The Design Warrior s Guide to.

BHARATHIAR UNIVERSITY: COIMBATORE (For the Candidates admitted for the academic year )

Academic Course Description. BEC702 Digital CMOS VLSI

Digital Systems Design

Method We follow- How to Get Entry Pass in SEMICODUCTOR Industries for 2 nd year engineering students

2009 Spring CS211 Digital Systems & Lab 1 CHAPTER 3: TECHNOLOGY (PART 2)

Course Outcome of M.Tech (VLSI Design)

Subject-wise Tests Tests will be activated at 06:00 pm on scheduled day

PhD PRELIMINARY WRITTEN EXAMINATION READING LIST

SARVEPALLI RADHAKRISHNAN UNIVERSITY, BHOPAL. Grading System Course Name:M.TECH(MWM) Scheme of Examination w.e.f Semester/Year : I SEM/I YEAR

PE713 FPGA Based System Design

Using Soft Multipliers with Stratix & Stratix GX

VLSI Designed Low Power Based DPDT Switch

TECHNO INDIA BATANAGAR (DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING) QUESTION BANK- 2018


Electronic Circuits EE359A

Implementation of Full Adder using Cmos Logic

EE 434 ASIC and Digital Systems. Prof. Dae Hyun Kim School of Electrical Engineering and Computer Science Washington State University.

ECE Digital Signal Processing

UPSC Electrical Engineering Syllabus

2 MARK QUESTIONS & ANSWERS UNIT1-MOS TRANSISTOR PRINCIPLE

Jack Keil Wolf Lecture. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Lecture Outline. MOSFET N-Type, P-Type.

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

DAV Institute of Engineering & Technology Department of ECE. Course Outcomes

Programmable Interconnect. CPE/EE 428, CPE 528: Session #13. Actel Programmable Interconnect. Actel Programmable Interconnect

Signals and Systems Using MATLAB

Implementation of Carry Select Adder using CMOS Full Adder

DIGITAL INTEGRATED CIRCUITS A DESIGN PERSPECTIVE 2 N D E D I T I O N

Lecture 3, Handouts Page 1. Introduction. EECE 353: Digital Systems Design Lecture 3: Digital Design Flows, Simulation Techniques.

COMPREHENSIVE ANALYSIS OF ENHANCED CARRY-LOOK AHEAD ADDER USING DIFFERENT LOGIC STYLES

Digital Signal Processing

Post Graduate Diploma in IC Layout Design. Course No. Title Credits Semester I (Six Months) T- Theory, P- Practicals

VIDYAVARDHAKA COLLEGE OF ENGINEERING

EE6301 DIGITAL LOGIC CIRCUITS LT P C UNIT I NUMBER SYSTEMS AND DIGITAL LOGIC FAMILIES 9

Performance Analysis of FIR Digital Filter Design Technique and Implementation

EE 502 Digital IC Design

! Review: MOS IV Curves and Switch Model. ! MOS Device Layout. ! Inverter Layout. ! Gate Layout and Stick Diagrams. ! Design Rules. !

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Digital Signal Processing

EE19D Digital Electronics. Lecture 1: General Introduction

Lecture Perspectives. Administrivia

Electrical Engineering (ECE)

ELEC 350L Electronics I Laboratory Fall 2012

Lecture 30. Perspectives. Digital Integrated Circuits Perspectives

A Case Study of Nanoscale FPGA Programmable Switches with Low Power

IMPLEMENTATION OF MULTIRATE SAMPLING ON FPGA WITH LOW COMPLEXITY FIR FILTERS

FIR Filter Design on Chip Using VHDL

CHAPTER 5 IMPLEMENTATION OF MULTIPLIERS USING VEDIC MATHEMATICS

(VE2: Verilog HDL) Software Development & Education Center

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad

Teaching Plan - Dr Kavita Thakur

SYLLABUS of the course BASIC ELECTRONICS AND DIGITAL SIGNAL PROCESSING. Master in Computer Science, University of Bolzano-Bozen, a.y.

Globally Asynchronous Locally Synchronous (GALS) Microprogrammed Parallel FIR Filter

Keyword ( FIR filter, program counter, memory controller, memory modules SRAM & ROM, multiplier, accumulator and stack pointer )

! Review: MOS IV Curves and Switch Model. ! MOS Device Layout. ! Inverter Layout. ! Gate Layout and Stick Diagrams. ! Design Rules. !

SPIRO SOLUTIONS PVT LTD

A Survey on Power Reduction Techniques in FIR Filter

VLSI Design: Challenges and Promise

ASICs Concept to Product

COURSE PLAN. : DIGITAL SIGNAL PROCESSING : Dr.M.Pallikonda.Rajasekaran, Professor/ECE

Bibliography. Practical Signal Processing and Its Applications Downloaded from

VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur

V SEMESTER MANAGEMENT & ENTREPRENEURSHIP

ECE/CoE 0132: FETs and Gates

ECE380 Digital Logic

CG401 Advanced Signal Processing. Dr Stuart Lawson Room A330 Tel: January 2003

Synthesis and Optimization of Digital Circuits [As per Choice Based credit System (CBCS) Scheme SEMESTER IV Subject Code 16ELD41 IA Marks 20

Design of Low-Power High-Performance 2-4 and 4-16 Mixed-Logic Line Decoders

Low power high speed hybrid CMOS Full Adder By using sub-micron technology

Implementation of FPGA based Design for Digital Signal Processing

Sri Satya Sai University Of Technology And Medical Sciences, Sehore(M.P)

B.E. Sem.VII [ETRX] Basics of VLSI

GOPALAN COLLEGE OF ENGINEERING AND MANAGEMENT Department of Electronics and Communication Engineering COURSE PLAN

Comparison between Haar and Daubechies Wavelet Transformions on FPGA Technology

M.E ELECTRONICS AND COMMUNICATION ENGINEERING

System analysis and signal processing

Transcription:

Advanced Mathematics MEVD 101 Unit 1 : Partial Differential Equation Solution of Partial Differential Equation (PDE) by separation of variable method, Numerical solution of PDE (Laplace, Poisson s, Parabola) using finite difference Methods. Unit 2 : Matrices And Linear System Of Equations Solution of linear simultaneous equations by Gaussian elimination and its modification, Crout s triangularization method, Iterative methods-jacobins method, Gauss-Seidal method, Determination of Eigen values by iteration. Unit 5 : Calculus Of Variations Euler-Lagrange s differential equation, The Brachistochrone problems and other applications. Isoperimetric problem, Hamilton s Principle and Lagrange s Equation, Rayleigh-Ritz method, Galerkin method. Unit 4 : Fuzzy Logic Operations of fuzzy sets, fuzzy arithmetic & relations, fuzzy relation equations, fuzzy logics. MATLAB introduction, programming in MATLAB scripts, functions and their application. Unit 5 : Reliability Introduction and definition of reliability, derivation of reliability functions, Failure rate, Hazard rate, mean time t future & their relations, concepts of fault tolerant analysis. Reference Books: 1. Higher Engineering Mathematics - by Dr. B.S. Grewal; Khanna Publishers 2. Calculus of Variations - by Elsgole; Addison Wesley. 3. Applied Numerical Methods with MATLAB by Steven C Chapra, TMH. 4. Introductory Methods of Numerical Analysis by S.S. Shastry, 5. Calculus of Variations - by Galfand & Fomin; Prentice Hall. 6. Higher Engineering Mathematics by B.V. Ramana, Tata Mc Hill. 7. Advance Engineering Mathematics by Ervin Kreszig, Wiley Easten Edd. 8. Numerical Solution of Differential Equation by M. K. Jain 9. Numerical Mathematical Analysis By James B. Scarborogh 10. Fuzzy Logic in Engineering by T. J. Ross 11. Fuzzy Sets Theory & its Applications by H. J. Zimmersoms

VLSI Design Concepts MEVD-102 UNIT I : Introduction to CMOS circuits: MOS transistors, MOS switches, CMOS logic: Inverter, combinational logic, NAND, NOR gates, compound gates, Multiplexers. Memory: Latches and registers. Circuit and system representations: Behavioral, structural and physical representations. UNIT II : MOS transistor theory: NMOS, PMOS enhancement mode transistors, Threshold voltage, body effect, MOS device design equations, MOS models, small signal AC characteristics, CMOS inverter DC characteristics, static load MOS inverters, Bipolar devices - advanced MOS modeling large signal and small signal modeling for BJT. UNIT III : LOW VOLTAGE LOW POWER VLSI CMOS CIRCUIT DESIGN: CMOS invertor Characteristics Power dissipation. Capacitance estimation. CMOS static logic design, Logic styles. UNIT IV Circuit characterization and performance estimation: Estimation of resistance, capacitance, inductance. Switching characteristics, CMOS gate transistor sizing, power dissipation, sizing routing conductors, charge sharing, Design margining yield, reliability. Scaling of MOS transistor dimensions. UNIT V CMOS circuit and logic design: CMOS logic gate design, physical design of simple logic gates. CMOS logic structures. Clocking strategies, I/O Structures. References 1. Weste, Eshraghian, Principles of CMOS VLSI design, 2 nd Edition Addison Wesley, 1994. 2. Douglas A Pucknell and Kamaran Eshragian, Basic VLSI design, 3 rd edition, PHI, 1994. 3. BELLAOUR & M.I.ELAMSTRY, Low Power Digital VLSI Design, Circuits and Systems, Kluwer Academic Publishers, 1996. 4. S.IMAM & M.PEDRAM, Logic synthesis for Low Power VLSI Designs, Kluwer Academic publishers, 1998. 5. B.G.K.YEAP, Practical Low Power Digital VLSI Design, Kluwer Academic publishers, 1998.

Modeling of Digital Systems using HDL MEVD-103 UNIT I Introduction to PLDs & FPGAs ROMs, Logic array (PLA), Programmable array logic, GAL, bipolar PLA, NMOS PLA, PAL 14L4, Xilinx logic cell array (LCA) I/O Block Programmable interconnect Xilinx 3000 series and 4000 series FPGAs. Altera CPLDs, altera FLEX 10K series PLDs. UNIT II Placement and routing Mincut based placement iterative improvement placement Routing: Segmented channel routing Maze routing Routability and routing resources Net delays. UNIT III Introduction to VHDL Digital system design process Hardware simulation Levels of abstraction VHDL requirements Elements of VHDL Top down design VHDL operators Timing Concurrency Objects and classes Signal assignments Concurrent and sequential assignments. UNIT IV Structural, Data flow & Behavioral description of hardware in VHDL Parts library Wiring of primitives Wiring of iterative networks Modeling a test bench Top down wiring components Subprograms. Multiplexing and data selection State machine descriptions Open collector gates Three state bussing. - Process statement Assertion statement Sequential wait statements Formatted ASCII I/O operations MSI based design. UNIT V Introduction to Verilog HDL Lexical conventions Data types System tasks and Compiler Directives- Modules and Ports- Gate Level Modeling with Examples. References P.K. Chan & S. Mourad, Digital Design sing Field Programmable Gate Array 1 st Edition, Prentice Hall, 1994. J. V. Old Field & R.C. Dorf, Field Programmable Gate Array, John Wiley, 1995. M. Bolton, Digital System Design with Programmable Logic, Addison Wesley, 1990. Thomas E. Dillinger, VLSI Engineering, Prentice Hall, 1 st Edition, 1998. Douglas Perry, VHDL, 3 rd Edition, McGraw Hill 2001. J. Bhasker, VHDL, 3rd Edition, Addison Wesley, 1999

Advanced Digital Signal Processing MEVD-104 Unit 1 : Discrete Time signals - sequences, representation Discrete Time Systems Linear, Time invariant, LTI System, properties, constant coefficient difference equation. Frequency Domain Representation of discrete time signals & systems Unit 2 : Discrete Time Random Signals Z Transform properties, R.O.C, stability, Causality criterion,inverse Z- Transform, Recursive and Non recursive systems, Realization of discrete time system. Unit 3 : D.F.T â properties, linear and circular convolution Discrete Cosine transform, relationship between DFT & DCT, I.D.F.T, computation of D.F.T : F.F.T â Decimation in time & Decimation in frequency. Unit 4 : F.I.R and I.I.R Systems : Basic structure of FIR & IIR, Bilinear transformation, Design of discrete time I.I.R filters â Butterworth, Chebychev, Inv. Chebychev, elliptic etc. Design of F.I.R filters by windowing â rectangular,bartlett, Hann, Hamming, Kaiser window filter, Design method, Relationship of Kaiser to other windows. Application of MATLAB for design of digital filters Effect of finite register length in filter design. Unit 5 : Advanced signal processing techniques and transforms: Multirate Signal processing Down sampling/upsampling, Int. to discrete Hilbert transform, wavelet transform, Haar transform etc. Application of DSP to Speech Signal Processing. References : 1. A.V Opprenheim and R.W Schaffer, âœdiscrete â Time signal processingâ (2nd edition), Prentice Hall 2. S. Mittra Digital Signal Processing using MATLAB, 2nd Edition. 3. Proakis, Int. to Digital Signal Processing, Maxwell Mcmillan.

VLSI Technologies MEVD -105 UNIT I: Review of Microelectronics and Introduction to MOS Technologies: MOS, CMOS, BiCMOS Technology. Basic Electrical Properties of MOS, CMOS & BiCMOS Circuits: Ids Vds relationships, Threshold Voltage VT, Gm, Gds and ωo, Pass Transistor, MOS, CMOS & Bi CMOS Inverters, Zpu/Zpd, MOS Transistor circuit model, Latch-up in CMOS circuits. UNIT II: Layout Design and Tools: Transistor structures, Wires and Vias, Scalable Design rules, Layout Design tools. Logic Gates & Layouts: Static Complementary Gates, Switch Logic, Alternative Gate circuits, Low power gates, Resistive and Inductive interconnect delays. UNIT III: Combinational Logic Networks: Layouts, Simulation, Network delay, Interconnect design, Power optimization, Switch logic networks, Gate and Network testing. UNIT IV: Sequential Systems: Memory cells and Arrays, Clocking disciplines, Design, Power optimization, Design validation and testing. UNIT V: Floor Planning: Floor planning methods, Global Interconnect, Floor Plan Design, Off-chip connections. Reference: 1. Essentials of VLSI Circuits and Systems, K. Eshraghian Eshraghian. D, A. Pucknell, 2005, PHI. 2. Modern VLSI Design Wayne Wolf, 3rd Ed., 1997, Pearson Education. 3. Introduction to VLSI Systems: A Logic, Circuit and System Perspective Ming-BO Lin, CRC Press, 2011. 4. Principals of CMOS VLSI Design N.H.E Weste, K. Eshraghian, 2nd Ed., Addison Wesley.