University of Southern C alifornia School Of Engineering Department Of Electrical Engineering

Similar documents
University of Southern C alifornia School Of Engineering Department Of Electrical Engineering

Homework Assignment 07

University of Southern California School Of Engineering Department Of Electrical Engineering

Homework Assignment 06

Experiment 5 Single-Stage MOS Amplifiers

University of Southern C alifornia School Of Engineering Department Of Electrical Engineering

Homework Assignment 07

Design and Simulation of Low Voltage Operational Amplifier

Lecture 300 Low Voltage Op Amps (3/28/10) Page 300-1

Index. Small-Signal Models, 14 saturation current, 3, 5 Transistor Cutoff Frequency, 18 transconductance, 16, 22 transit time, 10

Chapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier

Basic Circuits. Current Mirror, Gain stage, Source Follower, Cascode, Differential Pair,

Chapter 12 Opertational Amplifier Circuits

Microelectronic Circuits II. Ch 10 : Operational-Amplifier Circuits

Solid State Devices & Circuits. 18. Advanced Techniques

University of Southern C alifornia School Of Engineering Department Of Electrical Engineering

ECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers

Analog Integrated Circuit Design Exercise 1

Analysis and Design of Analog Integrated Circuits Lecture 8. Cascode Techniques

Lecture 20 Transistor Amplifiers (II) Other Amplifier Stages

Introduction to MOSFET MOSFET (Metal Oxide Semiconductor Field Effect Transistor)

Gechstudentszone.wordpress.com

SAMPLE FINAL EXAMINATION FALL TERM

Homework Assignment EE 435 Homework 4 Spring 2014 Due Wednesday Feb 26

Radivoje Đurić, 2015, Analogna Integrisana Kola 1

d. Can you find intrinsic gain more easily by examining the equation for current? Explain.

DC Coupling: General Trends

ES 330 Electronics II Homework # 2 (Fall 2016 Due Wednesday, September 7, 2016)

EE105 Fall 2015 Microelectronic Devices and Circuits

Homework Assignment 10

ECEN 474/704 Lab 6: Differential Pairs

Exam Below are two schematics of current sources implemented with MOSFETs. Which current source has the best compliance voltage?

A 16Ω Audio Amplifier with 93.8 mw Peak loadpower and 1.43 quiscent power consumption

Experiment #7 MOSFET Dynamic Circuits II

EECS3611 Analog Integrated Circuit Design. Lecture 3. Current Source and Current Mirror

C H A P T E R 5. Amplifier Design

Lecture 2, Amplifiers 1. Analog building blocks

Homework Assignment 02

Last time: BJT CE and CB amplifiers biased by current source

EE 140 / EE 240A ANALOG INTEGRATED CIRCUITS FALL 2015 C. Nguyen PROBLEM SET #7

6.976 High Speed Communication Circuits and Systems Lecture 5 High Speed, Broadband Amplifiers

Analysis and Design of Analog Integrated Circuits Lecture 18. Key Opamp Specifications

Fundamentals of Microelectronics

856 Feedback Networks: Theory and Circuit Applications. Butterworth MFM response, 767 Butterworth response, 767

Depletion-mode operation ( 공핍형 ): Using an input gate voltage to effectively decrease the channel size of an FET

Design Methodology and Applications of SiGe BiCMOS Cascode Opamps with up to 37-GHz Unity Gain Bandwidth

Homework Assignment 04

EE434 ASIC & Digital Systems

BJT Amplifier. Superposition principle (linear amplifier)

Lecture 13. Biasing and Loading Single Stage FET Amplifiers. The Building Blocks of Analog Circuits - III

ECE 340 Lecture 40 : MOSFET I

Electronic Circuits for Mechatronics ELCT 609 Lecture 7: MOS-FET Amplifiers

Lecture 34: Designing amplifiers, biasing, frequency response. Context

University of Southern C alifornia School Of Engineering Department Of Electrical Engineering

Homework Assignment 10

Lecture 11 Digital Circuits (I) THE INVERTER

Design Analysis and Performance Comparison of Low Power High Gain 2nd Stage Differential Amplifier Along with 1st Stage

Experiment #6 MOSFET Dynamic circuits

EE LINEAR INTEGRATED CIRCUITS & APPLICATIONS

EE5310/EE3002: Analog Circuits. on 18th Sep. 2014

EE 42/100 Lecture 23: CMOS Transistors and Logic Gates. Rev A 4/15/2012 (10:39 AM) Prof. Ali M. Niknejad

Enhancing the Slew rate and Gain Bandwidth of Single ended CMOS Operational Transconductance Amplifier using LCMFB Technique

An Improved Bandgap Reference (BGR) Circuit with Constant Voltage and Current Outputs

Designing a 960 MHz CMOS LNA and Mixer using ADS. EE 5390 RFIC Design Michelle Montoya Alfredo Perez. April 15, 2004

ENEE307 Lab 7 MOS Transistors 2: Small Signal Amplifiers and Digital Circuits

Class-AB Low-Voltage CMOS Unity-Gain Buffers

Current Supply Topology. CMOS Cascode Transconductance Amplifier. Basic topology. p-channel cascode current supply is an obvious solution

EE 435. Lecture 6: Current Mirrors Signal Swing

Amplifiers Frequency Response Examples

Lecture 11 Circuits numériques (I) L'inverseur

Chapter 4 Single-stage MOS amplifiers

ENEE 307 Laboratory#2 (n-mosfet, p-mosfet, and a single n-mosfet amplifier in the common source configuration)

Homework Assignment 03

Low Quiescent Power CMOS Op-Amp in 0.5µm Technology

EE 435. Lecture 7: Signal Swing Measurement/Simulation of High Gain Circuits Laboratory Support

The Differential Amplifier. BJT Differential Pair

55:041 Electronic Circuits The University of Iowa Fall Exam 3. Question 1 Unless stated otherwise, each question below is 1 point.

ECE 255, MOSFET Basic Configurations

PMOS OPERATIONAL AMPLIFIER. Khanh-Biflh Ta 5th Year Microelectronic Engineering Student Rochester Institute of TechnolOgy ABSTRACT

Low power high-gain class-ab OTA with dynamic output current scaling

Difference between BJTs and FETs. Junction Field Effect Transistors (JFET)

Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati

Lecture 21: Voltage/Current Buffer Freq Response

Lecture 16: MOS Transistor models: Linear models, SPICE models. Context. In the last lecture, we discussed the MOS transistor, and

Analysis and Design of Analog Integrated Circuits Lecture 6. Current Mirrors

Analog Integrated Circuits. Lecture 7: OpampDesign

ELEC 350L Electronics I Laboratory Fall 2012

Design and implementation of two stage operational amplifier

Introduction to Electronic Devices

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012

Electronics Prof. D. C. Dube Department of Physics Indian Institute of Technology, Delhi

55:041 Electronic Circuits

Chapter 4: Differential Amplifiers

Electronic PRINCIPLES

A new class AB folded-cascode operational amplifier

Microelectronics Circuit Analysis and Design

I1 19u 5V R11 1MEG IDC Q7 Q2N3904 Q2N3904. Figure 3.1 A scaled down 741 op amp used in this lab

Lecture 350 Low Voltage Op Amps (3/26/02) Page 350-1

Self-Biased PLL/DLL. ECG minute Final Project Presentation. Wenlan Wu Electrical and Computer Engineering University of Nevada Las Vegas

PESIT Bangalore South Campus

Transcription:

University of Southern C alifornia School Of Engineering Department Of Electrical Engineering EE 348: Homework Assignment #08 Spring, 2001 (Due 04/26/2001) Choma Problem #35: The NMOS transistors in the amplifier of Fig. (P35a) are identical except for the fact that the gate aspect ratio of the driver transistor, MD, is k times larger than the gate aspect ratio of the load device, transistor ML. The drain-source channel resistances of both transistors are large, but they are not infinitely large. Transistor MD is saturated. V dd ML MD KV th s R th s s Fig. (P35) Reduce the small signal equivalent model of the subject amplifier to the Thévenin equivalent form abstracted in Fig. (P35b). Give exact and approximate expressions for the Thévenin parameters, K th and R th. What is the time constant associated with the pole established by the load capacitance,? (c). What is the overall voltage transfer function, A v (s) = s (s)/ (s)? Give an approximate (d). What are the 3 db bandwidth and unity gain frequency of the amplifier? Approximate your exact results.

Problem #36: In the CMOS amplifier of Fig. (P36a), both transistors operate in their saturated domains and do not have identical small signal parameters. Moreover, their channel resistances are not infinitely large. Reduce the small signal equivalent model of the subject amplifier to the Norton equivalent form abstracted in Fig. (P36b). Give exact and approximate expressions for the Norton parameters, G n and R n. What is the time constant associated with the pole established by the load capacitance,? (c). What is the overall voltage transfer function, A v (s) = s (s)/ (s)? Give an approximate (d). What are the 3 db bandwidth and unity gain frequency of the amplifier? Approximate your exact results. MP V dd V bb MN s GV n s R n s Fig. (P36) Problem #37: A capacitance,, terminates the output port of the differential -to- single ended converter depicted in Fig. (4.26) of Lecture Supplement #4. Transistors M1 and M2 are identical, as are transistors M3 and M4, but the transistor pair, M1 M2, does not have small signal parameters identical to those of the M3 M4 pair. Assume that all transistors operate in their saturated regimes and that the common mode rejection ratio of the converter is infinitely large. What is the time constant associated with the pole established by the load capacitance,? What is the overall voltage transfer function, A v (s) = s (s)/ (s)? Give an approximate Homework #08 55 Spring Semester, 2001

(c). What are the 3 db bandwidth and unity gain frequency of the amplifier? Approximate your exact results. (d). In order for the circuit at hand to achieve a very large common mode rejection ratio, would you advocate a long or a short channel length for transistor M5? Briefly explain your conclusion. Problem #38: The NMOS transistors in the buffer of Fig. (P38a) are identical except for the fact that the gate aspect ratio of transistor M2 is k times smaller than the gate aspect ratio of the driver device, transistor M1. The drain-source channel resistances of both transistors are large, but they are not infinitely large. All transistors are saturated. V dd R in M1 V bb M2 R out KV th s R th R out s s Fig. (P38) Reduce the small signal equivalent model of the subject amplifier to the Thévenin equivalent form abstracted in Fig. (P38b). Give exact and approximate expressions for the Thévenin parameters, K th and R th. What is the time constant associated with the pole established by the load capacitance,? (c). What is the overall voltage transfer function, A v (s) = s (s)/ (s)? Give an approximate (d). What is the 3 db bandwidth of the amplifier? Approximate your exact results. Why is finding the unity gain frequency of the circuit inappropriate? Problem #39: The current source, I dd, in the common gate amplifier of Fig. (P39a) is ideal in the sense that its small signal terminal resistance is infinitely large. On the other hand, I s is a signal current source. The channel resistance of the transistor, which operates in saturated mode, is large, but it is not infinitely large. Homework #08 56 Spring Semester, 2001

Reduce the small signal equivalent model of the subject amplifier to the Norton equivalent form abstracted in Fig. (P39b). Give exact and approximate expressions for the Norton parameters, G n and R n. What is the time constant associated with the pole established by the load capacitance,? (c). Give exact and approximate expressions for the low frequency input resistance, R in. (d). What is the overall transimpedance function, Z v (s) = s (s)/i s? Give an approximate relationship for this transimpedance at zero signal frequency. (e). What are the 3 db bandwidth and unity transimpedance gain frequency of the amplifier? Approximate your exact results. V dd I dd R out MN R in I s GV n s R n s Fig. (P39) Problem #40: As discussed in class, that static output -versus- input characteristic of the NMOS common source amplifier depicted in Fig. (P35a) assumes the first order form provided herewith in Fig. (P40). For analytical simplification, the indicated curve is drawn for the special case of s = 0. Moreover, the threshold voltage, V H, of each transistor is presumed identical, while the indicated maximum output voltage is max = V dd - V H. Homework #08 57 Spring Semester, 2001

max MD Off MD Saturated min MD Ohmic 0 V H Fig. (P40) If? dl represents the ratio of the driver gate aspect ratio -to- the load gate aspect ratio, show that the minimum output voltage for s = 0 is Vdd - V V H omax V = =. omin 1 λ 1 λ dl dl Show that for s = 0, the optimum input bias voltage,, which results in maximum possible output signal swing is given by Vdd - VH Vgg = V H. 2 λdl ( 1 λdl ) (c). For V dd = 2.2 V, s = 0 V, V H = 750 mv, and a small signal voltage gain magnitude of 5, evaluate max, min, and the optimum input biasing voltage,. V imax V i Homework #08 58 Spring Semester, 2001

University of Southern C alifornia School Of Engineering Department Of Electrical Engineering EE 348: Homework Assignment #08 Spring, 2001 (SOLUTIONS: Due 04/26/2001) Choma Problem #35: Homework #08 59 Spring Semester, 2001