CATIROC a multichannel front-end ASIC to read out the SPMT system of the JUNO experiment

Similar documents
PARISROC, a Photomultiplier Array Integrated Read Out Chip

PARISROC, a Photomultiplier Array Integrated Read Out Chip.

ADC Measurements PARISROC Chip. Selma Conforti Di Lorenzo OMEGA/LAL Orsay

SPACIROC3: A Front-End Readout ASIC for JEM- EUSO cosmic ray observatory

MAROC: Multi-Anode ReadOut Chip for MaPMTs

KLauS4: A Multi-Channel SiPM Charge Readout ASIC in 0.18 µm UMC CMOS Technology

MAROC: Multi-Anode ReadOut Chip for MaPMTs

A tracking detector to study O(1 GeV) ν μ CC interactions

CITIROC ASIC. TIPP 2014, Amsterdam 4 June 2014 Salleh AHMAD

Analogue to Digital Conversion

Evaluation of the performance of the Time over Threshold technique for the digitization of the signal of KM3NeT

Pixel hybrid photon detectors

Analogue to Digital Conversion

Multi-channel front-end board for SiPM readout

Data Acquisition System for the Angra Project

The Trigger System of the MEG Experiment

A Fast Waveform-Digitizing ASICbased DAQ for a Position & Time Sensing Large-Area Photo-Detector System

E. Delagnes 1 H. Grabas 1 D. Breton 2 J Maalmi 2

CALICE AHCAL overview

Electronic Readout System for Belle II Imaging Time of Propagation Detector

Motivation Overview Grounding & Shielding L1 Trigger System Diagrams Front-End Electronics Modules

Front-End electronics developments for CALICE W-Si calorimeter

Contents. Why waveform? Waveform digitizer : Domino Ring Sampler CEX Beam test autumn 04. Summary

A 4-Channel Fast Waveform Sampling ASIC in 130 nm CMOS

A 4 Channel Waveform Sampling ASIC in 130 nm CMOS

SPIROC : Silicon PM Readout ASIC

Second generation ASICS for CALICE/EUDET calorimeters

Development of a 20 GS/s Sampling Chip in 130nm CMOS Technology

MuLan Experiment Progress Report

A Prototype Amplifier-Discriminator Chip for the GLAST Silicon-Strip Tracker

Implementation of High Precision Time to Digital Converters in FPGA Devices

Analog Peak Detector and Derandomizer

Testing the Electronics for the MicroBooNE Light Collection System

arxiv: v1 [physics.ins-det] 5 Sep 2011

Study of the ALICE Time of Flight Readout System - AFRO

PMF the front end electronic for the ALFA detector

Performance of the MCP-PMTs of the TOP counter in the first beam operation of the Belle II experiment

A Novel Design of a High-Resolution Hodoscope for the Hall D Tagger Based on Scintillating Fibers

The (Speed and) Decay of Cosmic-Ray Muons

A 130nm CMOS Evaluation Digitizer Chip for Silicon Strips readout at the ILC

Picosecond time measurement using ultra fast analog memories.

WaveCatcher Family User s Manual

Development of a 256-channel Time-of-flight Electronics System For Neutron Beam Profiling

Arrays of digital Silicon Photomultipliers Intrinsic performance and Application to Scintillator Readout

SPADIC Status and plans

The KM3NeT Digital Optical Module NNN16 IHEP,Beijing. Ronald Bruijn Universiteit van Amsterdam/Nikhef

Timing Measurement in the CALICE Analogue Hadronic Calorimeter.

LHCb Preshower(PS) and Scintillating Pad Detector (SPD): commissioning, calibration, and monitoring

Traditional analog QDC chain and Digital Pulse Processing [1]

Development of LYSO detector modules for a charge-particle EDM polarimeter

A single-slope 80MS/s ADC using two-step time-to-digital conversion

The Neutrino Telescope of the KM3NeT Deep-Sea Research Infrastructure

Contents. The AMADEUS experiment at the DAFNE collider. The AMADEUS trigger. SiPM characterization and lab tests

Multi-Channel Charge Pulse Amplification, Digitization and Processing ASIC for Detector Applications

An ASIC dedicated to the RPCs front-end. of the dimuon arm trigger in the ALICE experiment.

arxiv: v2 [physics.ins-det] 11 May 2016

Digital trigger system for the RED-100 detector based on the unit in VME standard

arxiv: v2 [physics.ins-det] 17 Oct 2015

nanomca 80 MHz HIGH PERFORMANCE, LOW POWER DIGITAL MCA Model Numbers: NM0530 and NM0530Z

Electron-Bombarded CMOS

Ice Radio Sampler (IRS) & Buffered LABRADOR #3 (BLAB3) Preliminary Specification Review. Gary S. Varner Internal ID Lab Review, 10 AUG 09

EASIROC, an easy & versatile ReadOut device for SiPM Stéphane CALLIER, Christophe DE LA TAILLE, Gisèle MARTIN-CHASSARD, Ludovic RAUX

PoS(PD07)026. Compact, Low-power and Precision Timing Photodetector Readout. Gary S. Varner. Larry L. Ruckman. Jochen Schwiening, Jaroslav Va vra

PMm 2 : R&D on triggerless acquisition for next generation neutrino experiments

Characterization of a prototype matrix of Silicon PhotoMultipliers (SiPM s)

Institute for Particle and Nuclear Studies, High Energy Accelerator Research Organization 1-1 Oho, Tsukuba, Ibaraki , Japan

DAC 10 Bits «MultiLSB»

Status of Front-end chip development at Paris ongoing R&D at LPNHE-Paris

The domino sampling chip: a 1.2 GHz waveform sampling CMOS chip

Real-Time Digital Signal Processors with radiation detectors produced by TechnoAP

Progress towards a 256 channel multianode microchannel plate photomultiplier system with picosecond timing

nanomca-sp datasheet I. FEATURES

INFN Milano Bicocca. Andrea Giachero Claudio Gotti Matteo Maino Gianluigi Pessina. Alessandro Baù Andrea Passerini (partial support)

The HPD DETECTOR. Michele Giunta. VLVnT Workshop "Technical Aspects of a Very Large Volume Neutrino Telescope in the Mediterranean Sea"

nanomca-ii-sp datasheet

CLARO A fast Front-End ASIC for Photomultipliers

ALTIROC ASIC for HGTD ATLAS

Micromegas for muography, the Annecy station and detectors

A PC-BASED TIME INTERVAL COUNTER WITH 200 PS RESOLUTION

nanomca datasheet I. FEATURES

SalSA Readout: An update on architectures. Gary S. Varner Univ. of Hawaii May 2005

Diamond sensors as beam conditions monitors in CMS and LHC

SiPMs as detectors of Cherenkov photons

A Modular Readout System For A Small Liquid Argon TPC Carl Bromberg, Dan Edmunds Michigan State University

Development of Large Area and of Position Sensitive Timing RPCs

SPADIC 1.0. Tim Armbruster. FEE/DAQ Workshop Mannheim. January Visit

SAM (Swift Analogue Memory): a new GHz sampling ASIC for the HESS-II Front-End Electronics.

The Fermilab Short Baseline Program and Detectors

MEG II 実験液体キセノン検出器実機 MPPC のコミッショニング. Commissioning of all MPPCs for MEG II LXe detector 小川真治 他 MEG II 日本物理学会 2017 年秋季大会

A DAQ readout for the digital HCAL

The Concept of LumiCal Readout Electronics

A new single channel readout for a hadronic calorimeter for ILC

FBK SiPM test with a charge integration FE

Beam Condition Monitors and a Luminometer Based on Diamond Sensors

PROGRESS in TOF PET timing resolution continues to

NIM INDEX. Attenuators. ADCs (Peak Sensing) Discriminators. Translators Analog Pulse Processors Amplifiers (Fast) Amplifiers (Spectroscopy)

Some Studies on ILC Calorimetry

Streaming Readout for EIC Experiments

A correlation-based timing calibration and diagnostic technique for fast digitizing ASICs

LIFETIME OF THE MUON

Transcription:

CATIROC a multichannel front-end ASIC to read out the SPMT system of the JUNO experiment Dr. Selma Conforti (OMEGA/IN2P3/CNRS) OMEGA microelectronics group Ecole Polytechnique & CNRS IN2P3 http://omega.in2p3.fr www.conforti@omega.in2p3.fr Dr. Anatael CABRERA (CNRS/IN2P3-APC), Dr. Christophe DE LA TAILLE (OMEGA/IN2P3/CNRS), Mr. Frederic DULUCQ (OMEGA/INP2P3/CNRS), Dr. Marco GRASSI (CNRS/IN2P3-APC), Dr. Gisele MARTIN-CHASSARD (OMEGA/INP2P3/CNRS), Mr. Alexis NOURY (APC/INP2P3/CNRS), Mr. Cayetano SANTOS (APC/IN2P3/CNRS), Mrs. Nathalie SEGUIN-MOREAU (OMEGA/IN2P3/CNRS), Dr. Mariangela SETTIMO (SUBATECH/IN2P3/CNRS) Organization for Micro-Electronics design and Applications

JUNO (Jiangmen Underground Neutrino Observatory ) A multipurpose neutrino experiment designed to determine neutrino mass hierarchy with a 20,000 tons liquid scintillator detector at 700-meter deep underground Primary goal: Determination of the neutrino mass hierarchy 3 %/ E energy resolution 1200 pe/mev ~ 18,000 PMTs (20 diameter) Large-PMT system (LPMT) 75 % of the inner surface ~ 25,000 PMTs (3 diameter) Small-PMT system (SPMT) Increase coverage of the surface Improve energy reconstruction Cross calibration 2

Small PMT (SPMT) system Small-PMT size chosen to collect few p.e. measure energy via photon counting 1 hit = 1 p.e. Small PMT requirements: - Independent electronics - Multichannel read-out - Trigger efficiency @ 1/3 p.e. - Time-stamp (< 1ns resolution) - Charge information (few p.e.) 128 Small PMTs with a read-out system: the Under Water Box (UWB) A dedicated FEB based on CATIROC Details in : Double Calorimetry System in JUNO Experiment Dr. Miao HE, May 23, Neutrino session R2 3

Small PMT front-end board - SPMT front-end with 8 ASIC CATIROC each of 16 channels - FPGA (Kindex 7 425-T)+ 2GB DDR3 RAM memory (large storage and processing on board) - 4 connector x 32 signals (CATIROC inputs) - Power supply for ASIC and FPGA - Low cost concept (one board/ 128 PMTs/ one under water cable to send out data) First prototype July 2017 4

CATIROC for JUNO A complex System on Chip (SoC). Technology: 0.35 µm SiGe AMS CATIROC general features Application to JUNO 16 independent channels Reduce the number of electronic board (only 200 boards for 25,000 SPMTs) Analog F.E. with 16 trigger outputs + charge and time digitization Autotrigger mode: all the PMTs signals above the threshold (1/3 p.e.) generate a trigger and are converted in digital data Photon counting + charge and time measurements. Resolutions very good Simplify online-daq 100% trigger efficiency @ 1/3 p.e. Good 1 p.e. detection photon counting mode Dual gain front-end: HG and LG channel Charge dynamic range 0 to 400p.e. (at PMT gain 10 6 ) Time stamping ( resolution ~ 170 ps rms) Only HG actually used (only few p.e. expected) < 1ns required Each channel has a variable gain To compensate gain vs HV spread for the 16 PMTs One output for DATA Less number of cables to the surface Hit rate 100 khz/ch (all channels hit) 50 bits of data / hit channel Very light data output (compared to a FADC waveform) 5

CATIROC schematic Charge path - Shaping (variable shaping time) - Switched capacitor array (2 Capacitors: ping-pong mode) - 10 bits ADC conversion @ 160 MHz - 50 fc 70 pc (PMT gain 10 6 ) Coarse time by 26-bit gray counter (Digital part) 25 ns steps Amplification stage with variable gain ch by ch on 8 bits 16 negative inputs Trigger path: AUTO TRIGGER DESIGN Fine time Time to Digital Converter (TDC) 25 ns dynamic rang Time resolution: 170 ps Non linearity: +/- 500 ps 6

CATIROC performances The input signal is made by a pulse generator signal: a negative voltage pulse (rise time= 5ns, fall time= 5ns, width= 10 ns, Amplitude @1 p.e.~ 0.8 mv). The M.I.P. is 1 p.e.= 160 fc @ PMT gain 10 6 Chip status: Submission: February 2015 Received: July 2015 Process: AMS 0.35 µm SIGe Die dimensions: 3.3 mm x 4 mm (13.2 mm²) Packaging: TQFP208 Power Supply: 3.3V Dissipation: 20mW/ch on 3.3 V Clocks: 40 MHz (Coarse time) and 160 MHz (Conversion) 5ns 5ns 7

Trigger efficiency The trigger efficiency is investigated by scanning the threshold (by the internal DAC) for a fixed channel and monitoring the discriminator response. Minimum threshold 53 fc~ 1/3 p.e. 28 fc~ 1/6 p.e. 160 fc= 1 p.e. DAC resolution: 0.6 DACu/fC Sensitivity ~ 100 DACu/ p.e. σ (noise)= 3.5 DACu= 5.6 fc Mean= 984 DACu Minimum Threshold @ 968 DACu ~ 28 fc < 1/3 of pe 1 p.e.= 160 fc @ PMT gain 10 6 Minimum threshold= Pedestal mean value (DACu)- 5 σ (DACu)= 968 DACu (~ 28 fc) 8

Charge resolution and linearity HG Channel 1 p.e.= 160 fc @ PMT gain 10 6 JUNO only HG needed HG LG Charge threshold= 820 DACu ~ 1.8 V. HG charge performance LG charge performance Linearity residuals < 0.7 % Up to 50 p.e. LSB 10 fc/adcu 16 ADCu/ 1 p.e. < 1 % up to 400 p.e. 80 fc/adcu Charge resolution 1.5 ADCu (HG) ~ 15 fc 1.2 ADCu (LG) ~ 100 fc 9

Time resolution Injection 1 channel: fine time versus input signal delayed Injection 16 channels: 4 channels delayed. Delta [Time meas. (CH0) Time meas. (CHi)] Ch1 delay ~5ns Ch5 delay ~7ns Ch10 delay ~12ns Ch13 delay ~22ns Fine time (TDCu) Input signal delayed (ns) TDC measurements: fine time (10 bits) INL: [-375.3, 356.4] ps TDC bin= 27 ps TDC non linearity= 167 ps rms TDC resolution= 38 ps Clock coupling seen on the TDC (residuals) Channel id Coincidence time resolution: [50 ps; 100 ps] 10

Hit rate measurements 11

Charge measurements with PMT No LED JUNO PMT HV Test board SPMT SOFTWARE CATIROC USB connection JUNO 3 PMT HZC 12

1 p.e. distribution DARK NOISE HV= 950 V Trigger Threshold= 900 DACu Charge Threshold= 720 DACu DARK NOISE HV= 950 V Trigger Threshold= 900 DACu Charge Threshold= 720 DACu Charge resolution: σp.e./ µ p.e.= 30% Ping-pong: charge difference < 5 % Good charge uniformity (only 2 chs) Wiggles due to the clock coupling Preliminary results 13

Conclusions CatiROC performance fits very well for JUNO-SPMT: 100% trigger efficiency @ 1/3 p.e. (50 fc @ PMT gain 10 6 ) Charge resolution (only HG used) : 1.5 ADCu ~ 15 fc (50 fc @ PMT gain 10 6 ) Time resolution= 167 ps rms Tests with the HZC 3 PMT shows Good p.e. spectrum Some features (ping/pong and wiggles) that have not significant effects on the data taking To do: test with PMT and a light source Front-end board first prototype will be produced in July test in the next Autumn CATIROC Datasheet on http://omega.in2p3.fr 14

15

Neutrino energy spectrum 16

The SPMT system UNDER WATER BOX (UWB) HVS: HV decoupling HVU: HV building from LV ABC: ASIC Battery Card (8 CATIROCs) CGU: DAQ = LPMT system 17

CATIROC main features CATIROC Read out frame: 50 bits 2 frames of (29+21) bits 1 frame/8chs coarse time= 26 Ch nb= 3 Fine time converted= 10 Charge converted= 10 Gain used= 1 Conversion: 10 bits ADC at 160 MHz Two Read out: 80 MHz Time stamp: 26 bits counter @ 40 MHz Triggerless acquisition noise= 5 fc (simulation result) Threshold= 25 fc (calculation 5σ) Dynamic range 0 to ~400 p.e. (at PMT gain 10 6 ) (simulation result) Time stamping : resolution < 200 ps A TDC ramp for each channel Minimum input rate 100 khz/ch Max input rate 150 khz/ch Output rate 1 serial link (x2 for the 2 nd serial link) Max: 40 Mbits/s 16 chs 8,3 Mbits/s 1 ch 18

Digital part All channels are handled independently by the digital part and only channels that have created triggers are digitized, transferred to the internal memory and then sent-out in a data-driven way. The digital part manages: Acquisition: Analog memory: 2 depths for HG and LG Conversion: Analog charge and time into 10 bits digital values saved in the register (RAM) Read Out: RAM read out to an external system Readout clock : 80 MHz Max Readout time (16 ch hit) : 3 µs 50 bits of data / hit channel Readout format (MSB first) : coarse time= 26 bits ; channel number= 3bits; fine time=10 bits, charge=10 bits, gain=1 bit 19

JUNO: the Small PMT (SPMT) system 36.000 3 PMTs Double-calorimetry: Calibration of non-linear response of LPMT (primary), increase optical coverage by ~3% (secondary) Solar parameters measurements with partly independent systematics Help reconstruction for high energy physics: muon, atmospheric ν Help detection of supernova neutrino Nonlinear response of LPMT due to the distortion of output waveform Comparison of reconstructed energy and true energy of LPMT Small-PMT (SPMT): measure energy via photon counting, control systematics non-stochastic effect Large-PMT (LPMT): measure energy via charge integration, increase photon statistics stochastic effect 20

Autotrigger efficiency Trigger efficiency % Pedestal mean value (DACu) Threshold (DACu) Sigma of the pedestal distribution Gaussian fit σ ~ 3.5 DACu Channel Minimum threshold= Pedestal mean - 5σ σ (DACu) Minimum threshold (DACu) 21

22

23

CdLT PETIROC2 IEEE NSS/MIC Seattle 24

25