Hardware Design Considerations

Similar documents
Hardware Design Considerations

AN0002.0: EFM32 and EZR32 Wireless MCU Series 0 Hardware Design Considerations

AN1093: Achieving Low Jitter Using an Oscillator Reference with the Si Jitter Attenuators

Table 1. TS1100 and MAX9634 Data Sheet Specifications. TS1100 ±30 (typ) ±100 (typ) Gain Error (%) ±0.1% ±0.1%

AN933: EFR32 Minimal BOM

Description. Benefits. Logic Control. Rev 2.1, May 2, 2008 Page 1 of 11

AN656. U SING NEC BJT(NESG AND NESG250134) POWER AMPLIFIER WITH Si446X. 1. Introduction. 2. BJT Power Amplifier (PA) and Match Circuit

TS3003 Demo Board FEATURES COMPONENT LIST ORDERING INFORMATION. TS3003 Demo Board TS3003DB

Optocoupler 8. Shield. Optical Receiver. Figure 1. Optocoupler Block Diagram

profile for maximum EMI Si50122-A5 does not support Solid State Drives (SSD) Wireless Access Point Home Gateway Digital Video Cameras REFOUT DIFF1

IN1/XA C PAR IN2/XB. Figure 1. Equivalent Crystal Circuit

AN0026.1: EFM32 and EFR32 Wireless SOC Series 1 Low Energy Timer

AN0026.0: EFM32 and EZR32 Wireless MCU Series 0 Low Energy Timer

TS3004 Demo Board FEATURES COMPONENT LIST ORDERING INFORMATION. TS3004 Demo Board TS3004DB. 5V Supply Voltage FOUT/PWMOUT Output Period Range:

AN862: Optimizing Jitter Performance in Next-Generation Internet Infrastructure Systems

AN599. Si4010 ARIB STD T-93 TEST RESULTS (315 MHZ) 1. Introduction. 2. Relevant Measurements Limits DKPB434-BS Schematic and Layout

TS1105/06/09 Current Sense Amplifier EVB User's Guide

AN31. I NDUCTOR DESIGN FOR THE Si41XX SYNTHESIZER FAMILY. 1. Introduction. 2. Determining L EXT. 3. Implementing L EXT

Figure 1. Low Voltage Current Sense Amplifier Utilizing Nanopower Op-Amp and Low-Threshold P-Channel MOSFET

Si21xxx-yyy-GM SMIC 55NLL New Raw Wafer Suppliers

Table MHz TCXO Sources. AVX/Kyocera KT7050B KW33T

Low Jitter and Skew 10 to 220 MHz Zero Delay Buffer (ZDB) Description. Benefits. Low Power and Low Jitter PLL. (Divider for -2 only) GND

Si4825-DEMO. Si4825 DEMO BOARD USER S GUIDE. 1. Features. Table 1. Si4825 Band Sequence Definition

AN905 EXTERNAL REFERENCES: OPTIMIZING PERFORMANCE. 1. Introduction. Figure 1. Si5342 Block Diagram. Devices include: Si534x Si5380 Si539x

AN255. REPLACING 622 MHZ VCSO DEVICES WITH THE Si55X VCXO. 1. Introduction. 2. Modulation Bandwidth. 3. Phase Noise and Jitter

WT11I DESIGN GUIDE. Monday, 28 November Version 1.1

UG175: TS331x EVB User's Guide

UG123: SiOCXO1-EVB Evaluation Board User's Guide

Normal Oscillator Behavior (Device A) Figure 1. Normal Oscillator Behavior (Device A) ft = f0 1 + TC1 T T0

INPUT DIE V DDI V DD2 ISOLATION ISOLATION XMIT GND2. Si8710 Digital Isolator. Figure 1. Si8710 Digital Isolator Block Diagram

Description. Benefits. Low Jitter PLL With Modulation Control. Input Decoder SSEL0 SSEL1. Figure 1. Block Diagram

Figure 1. Typical System Block Diagram

AN985: BLE112, BLE113 AND BLE121LR RANGE ANALYSIS

Change of Substrate Vendor from SEMCO to KCC

Assembly Site Addition (UTL3)

Low Energy Timer. AN Application Note. Introduction

When paired with a compliant TCXO or OCXO, the Si5328 fully meets the requirements set forth in G.8262/Y ( SyncE ), as shown in Table 1.

AN959: DCO Applications with the Si5341/40

TS A 0.65V/1µA Nanopower Voltage Detector with Dual Outputs DESCRIPTION FEATURES APPLICATIONS TYPICAL APPLICATION CIRCUIT

The 500 Series Z-Wave Single Chip ADC. Date CET Initials Name Justification

Low-Power Single/Dual-Supply Dual Comparator with Reference. A 5V, Low-Parts-Count, High-Accuracy Window Detector

Edition Published by Infineon Technologies AG Munich, Germany 2010 Infineon Technologies AG All Rights Reserved.

90 µa max supply current 9 µa shutdown current Operating Temperature Range: 40 to +85 C 5-pin SOT-23 package RoHS-compliant

UG310: XBee3 Expansion Kit User's Guide

Figure 1. LDC Mode Operation Example

UG310: LTE-M Expansion Kit User's Guide

Description. Benefits. Low Jitter PLL With Modulation Control. Input Decoder SSEL0 SSEL1. Figure 1. Block Diagram. Rev 2.6, August 1, 2010 Page 1 of 9

AN614 A SIMPLE ALTERNATIVE TO ANALOG ISOLATION AMPLIFIERS. 1. Introduction. Input. Output. Input. Output Amp. Amp. Modulator or Driver

Si52111-B3/B4 PCI-EXPRESS GEN 2 SINGLE OUTPUT CLOCK GENERATOR. Features. Applications. Description. compliant. 40 to 85 C

Low-Power Single/Dual-Supply Quad Comparator with Reference FEATURES

AN427. EZRADIOPRO Si433X & Si443X RX LNA MATCHING. 1. Introduction. 2. Match Network Topology Three-Element Match Network

TSM6025. A +2.5V, Low-Power/Low-Dropout Precision Voltage Reference FEATURES DESCRIPTION APPLICATIONS TYPICAL APPLICATION CIRCUIT

Oscillator Design Considerations

AN1104: Making Accurate PCIe Gen 4.0 Clock Jitter Measurements

AN523. OVERLAY CONSIDERATIONS FOR THE Si114X SENSOR. 1. Introduction. 2. Typical Application

TSM9634F. A 1µA, SOT23 Precision Current-Sense Amplifier DESCRIPTION FEATURES APPLICATIONS TYPICAL APPLICATION CIRCUIT

BGM13P22 Module Radio Board BRD4306A Reference Manual

The Si86xxIsoLin reference design board contains three different analog isolation circuits with performance summarized in Table 1.

AN0016.1: Oscillator Design Considerations

Si Data Short

Not Recommended for New Design. SL28PCIe16. EProClock PCI Express Gen 2 & Gen 3 Clock Generator. Features. Pin Configuration.

package and pinout temperature range Test and measurement Storage FPGA/ASIC clock generation 17 k * 3

2. Design Recommendations when Using EZRadioPRO RF ICs

W H I T E P A P E R. EMC Countermeasure Techniques in Hardware. Introduction

Description. Benefits. Low Jitter PLL With Modulation Control. Input Decoder SSEL0 SSEL1. Figure 1. Block Diagram. Rev 2.6, August 1, 2010 Page 1 of 8

AN1005: EZR32 Layout Design Guide

Si Data Short

UHF RFID Micro Reader Reference Design Hardware Description

High Speed Clock Distribution Design Techniques for CDC 509/516/2509/2510/2516

HT32 Series Crystal Oscillator, ADC Design Note and PCB Layout Guide

Si86xxISO-EVB UG. Si86XXISO EVALUATION BOARD USER S GUIDE. 1. Introduction

Si3402B-EVB. N ON-ISOLATED EVALUATION BOARD FOR THE Si3402B. 1. Description. 2. Si3402B Board Interface

MLX83100 Automotive DC Pre-Driver EVB83100 for Brushed DC Applications with MLX83100

Features + DATAIN + REFCLK RATESEL1 CLKOUT RESET/CAL. Si DATAOUT DATAIN LOS_LVL + RATESEL1 LOL LTR SLICE_LVL RESET/CAL

F²MC-8L/8FX/16LX/FR FAMILY

APPLICATION NOTE. ATA5279 Application Hints ATAN0003. Features. Description

AN4819 Application note

Reference Oscillator Crystal Requirements for MKW40 and MKW30 Device Series

AT15291: Migrating QTouch Designs from SAM D MCUs to SAM C MCUs. Scope. Features. QTouch APPLICATION NOTE

TS1105/06 Data Sheet. TS1105 and TS1106 Unidirectional and Bidirectional Current- Sense Amplifiers + Buffered Unipolar Output with Adjustable Bias

AN114. Scope. Safety. Materials H AND SOLDERING TUTORIAL FOR FINE PITCH QFP DEVICES. Optional. Required. 5. Solder flux - liquid type in dispenser

Best Design and Layout Practices for SiTime Oscillators

ICS LOW EMI CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

SL28SRC01. PCI Express Gen 2 & Gen 3 Clock Generator. Features. Pin Configuration. Block Diagram

MK1413 MPEG AUDIO CLOCK SOURCE. Features. Description. Block Diagram DATASHEET

AN0016: Oscillator Design Considerations

CMT2300AW Schematic and PCB Layout Design Guideline

Description. Benefits CONTROL LOGIC. Rev 1.2, December 21, 2010 Page 1 of 12

PCI-EXPRESS CLOCK SOURCE. Features

Si4356. Si4356 STANDALONE SUB-GHZ RECEIVER. Features. Applications. Description

STCL1100 STCL1120 STCL1160

EVAL-RHF310V1. EVAL-RHF310V1 evaluation board. Features. Description

AN2158. Designing with the MC68HC908JL/JK Microcontroller Family. Introduction. Semiconductor Products Sector Application Note

Features. Slope Comp Reference & Isolation

Course Introduction. Content: 19 pages 3 questions. Learning Time: 30 minutes

YT0 YT1 YC1 YT2 YC2 YT3 YC3 FBOUTT FBOUTC

TS3300 FEATURES DESCRIPTION APPLICATIONS TYPICAL APPLICATION CIRCUIT VIN, VOUT, 3.5µA, High-Efficiency Boost + Output Load Switch

HV739 ±100V 3.0A Ultrasound Pulser Demo Board

4 Maintaining Accuracy of External Diode Connections

STCL1100 STCL1120 STCL1160

Transcription:

the world's most energy friendly microcontrollers Hardware Design Considerations AN0002 - Application Note Introduction This application note is intended for system designers who require an overview of the hardware design considerations for the EFM32. Topics that are covered specifically are how to provide a robust supply power to the chip, connection to the debug interface and external clock sources. The scope is to provide an introduction to potential design challenges, and reference design for the EFM32 Gecko and Tiny Gecko series of microcontrollers are included. This application note includes: This PDF document Reference Design (zip) OrCAD schematic design files PDF Schematics Symbol libraries (OrCad, CSV and Edif formats)

1 Power Supply the world's most energy friendly microcontrollers 1.1 Introduction Even though the EFM32 supports a wide voltage range and has an exceptionally small average current consumption, proper decoupling is crucial. As for all digital circuits, current is drawn in short pulses occurring on the clock edges. Particularly when several I/O lines are switching simultaneously, current pulses on the power supply lines can be in the order of several hundred ma. If the I/O lines are not loaded the pulse width may be only a few ns. Therefore, even if the average current consumption of the EFM32 is very small, the current drawn during short pulses can be considerable. Such kind of current spikes cannot be properly delivered over long power supply lines without introducing considerable noise in the supply voltage. This noise is reduced by using decoupling capacitors which act as supplementing current sources during these short transients. 1.2 Power Supply Decoupling All power pins must be connected to external decoupling capacitors. Different topologies have different performance in terms of component cost and supply noise suppression. In the following subsections one standard and one improved topology are presented. The first is favorable due to its low component cost, whereas the second has better supply noise suppression. The latter is relevant for example when higher ADC accuracy is required. Decoupling capacitors make the current loop between supply, MCU and ground as short as possible for high frequency transients. Therefore all decoupling capacitors should be placed as close as possible to each of their respective power supply pin and ground pin and PCB (Printed Circuit Board) ground plane. All external decoupling capacitors should have a temperature range reflecting the environment in which the EFM32 should be used. Ceramic capacitors with X5R material with a change in capacitance of ±15% over the temperature range -55 C - +85 C would be a good choice covering the entire operating temperature range of the EFM32 with a reasonable accuracy. 1.2.1 Standard Decoupling In Figure 1.1 (p. 3) a standard approach for decoupling is illustrated. 2013-09-16 - an0002_rev1.36 2 www.silabs.com

the world's most energy friendly microcontrollers Figure 1.1. Power supply Power plane V DD EFM32 AVDD_n VDD_DREG IOVDD_n AVDD_0 IOVDD_0 100n 100n DECOUPLE 100n 100n 100n 10u C AVDD_n C AVDD_0 1u C IOVDD_0 C IOVDD_n C DREG C VDD VSS C DEC Ground plane The topology consists of one large common capacitor (C VDD ) of around 10 µf along with one 100nF capacitor for each power pin (C AVDD_i, C IOVDD_i and C DREG ). This topology is attractive since it simple and utilizes few components, while the noise suppression performance is sufficient for many applications. Note The number of analog power pins (AVDD_n), I/O power pins (IOVDD_n) and ground pins (VSS) depend on the device package. Please refer to the device datasheet for package and pinout information. 1.2.2 Decoupling With Improved Supply Noise Suppression In Figure 1.2 (p. 4) a decoupling approach providing better noise suppression and isolation between the digital and analog power pins is illustrated. This topology is a good alternative when for example higher ADC accuracy is required. 2013-09-16 - an0002_rev1.36 3 www.silabs.com

the world's most energy friendly microcontrollers Figure 1.2. Power supply Power plane VDD LVDD 1R RAVDD EFM32 AVDD_n VDD_DREG IOVDD_n AVDD_0 IOVDD_0 10u 10n 10n DECOUPLE 100n 100n 100n 10u CAVDD CAVDD_n CAVDD_0 1u CIOVDD_0 CIOVDD_n CDREG CIOVDD VSS CDEC Ground plane The topology separates the analog and the digital power domain by using an inductor and a resistor in addition to the capacitors. The inductor gives a relatively high impedance path between the power plane and the analog power pins during current pulses, effectively reducing the noise in the power plane. Evidently, the series resistance of the inductor must be so small that it does not give a significant DC voltage drop (An EMI/ RFI suppressor similar to BLM21B102S could be a good choice for L VDD ). The resistor is also inserted in order to improve the isolation between the power domains. The resistor value should be small in order to prevent a high DC drop, on the other hand it should offer some isolation. A value of 1 Ohm is a good trade-off. Both domains should have a large common capacitor (C IOVDD and C AVDD ) of around 10 µf, in addition to one capacitor per power pin. For the digital domain, the capacitors (C IOVDD_i ) can be around 100 nf, whereas for the analog domain the capacitors (C AVDD_i ) should be 10 nf. During power-on, the AVDD_x pins must not be powered up after the IOVDD_x and VDD_DREG pins. If the rise time of the power supply is short, the filter in Figure 1.2 (p. 4) can cause a significant delay on the AVDD_x pins. Therefore, the topology in Figure 1.2 (p. 4) should not be used if the internal resistance of the power supply is less than 7 Ohm. If the power supply has a smaller internal resistance than 7 Ohm, the topology in Figure 1.3 (p. 5) should be used instead. 2013-09-16 - an0002_rev1.36 4 www.silabs.com

the world's most energy friendly microcontrollers Figure 1.3. Power supply Power plane VDD LVDD 1R RAVDD EFM32 VDD_DREG 1R RDVDD AVDD_n IOVDD_n AVDD_0 IOVDD_0 DECOUPLE 10u 10n 10n 100n 100n 100n 10u CAVDD CAVDD_n CAVDD_0 1u CIOVDD_0 CIOVDD_n CDREG CIOVDD VSS CDEC Ground plane 1.2.3 DECOUPLE Pin This pin is to provide external decoupling to the internal regulated supply power. This capacitor, C DEC, (ref. Figure 1.1 (p. 3) ) should be in the order of 1 µf to filter transients from this power domain. 2013-09-16 - an0002_rev1.36 5 www.silabs.com

the world's most energy friendly microcontrollers 2 Debug Interface and External Reset Pin 2.1 Debug Interface The debug interface basically consists of the SWCLK (clock input) and SWDIO (data in/out) lines, in addition to the optional SWO (serial wire output). The SWO line is for example used for instrumentation trace and program counter sampling, and is not needed for programming and normal debugging. However, it can be valuable in advanced debugging scenarios, and it is therefore recommended to include this line in a design. The connection to an ARM 20 pin debug connector is shown in Figure 2.1 (p. 6). Pins with no connection should be left unconnected. Figure 2.1. Connecting the EFM32 to an ARM 20 pin debug header VMCU VMCU VDD PF1 PF0 PF2 or PC15 SWDIO SWCLK SWO Vtarget 1 2 3 4 5 6 7 8 9 10 RESETn Reset 11 12 VSS 13 14 15 16 17 18 EFM32 19 20 ARM 20 Pin Header Note The Vtarget connection is not for supplying power, only sensing the target voltage. 2.2 External Reset Pin (RESETn) Forcing the RESETn pin low generates a reset of the EFM32. The RESETn pin includes an internal pullup resistor and can therefore be left unconnected if no external reset source is required. Also connected to the RESETn line is a low-pass filter which prevents noise glitches from resetting the EFM32. The characteristics of the pullup and input filter is identical to the corresponding characteristic of a GPIO pin, which is found in the device datasheet. 2013-09-16 - an0002_rev1.36 6 www.silabs.com

3 External Clock Sources 3.1 Introduction the world's most energy friendly microcontrollers The EFM32 supports different external clock sources to generate the low and high frequency clocks in addition to the internal LF and HF RC oscillators. The possible external clock sources for both the LF and HF domains are external oscillators (square or sine wave) or crystals/ceramic resonators. This section describes how the external clock sources should be connected. 3.2 Low Frequency Clock Sources The external low frequency clock can be generated from a crystal/ceramic resonator or from an external clock source. 3.2.1 Low Frequency Crystals and Ceramic Resonators The hardware configuration of the crystal and ceramic resonator is indicated in Figure 3.1 (p. 7). The crystal is to be connected across the LFXTAL_N and LFXTAL_P pins of the EFM32. Figure 3.1. Low Frequency Crystal LFXTAL_N 32KHz LFXTAL_P EFM32G CL1 CL2 The crystals/ceramic resonators oscillate mechanically and have an electrical equivalent circuit as shown in Figure 3.2 (p. 7). In the electrical circuit C S represents the motional capacitance, L S the motional inductance, R S the mechanical losses during oscillation and C 0 the parasitic capacitance of the package and pins. C L1 and C L2 represent the load capacitance. This circuit is valid for both crystals and ceramic resonators. For more information, refer to the EFM32 Oscillator Design Considerations application note. Figure 3.2. Equivalent Circuit of a Crystal/Ceramic Resonator C S R S L S C L1 C 0 C L2 2013-09-16 - an0002_rev1.36 7 www.silabs.com

3.2.2 Low Frequency External Clocks the world's most energy friendly microcontrollers The EFM32 can also be clocked by a LF external clock source. To select a proper external oscillator, consider the specifications such as frequency, aging, stability, voltage sensitivity, rise and fall time, duty cycle and signal levels. The external clock signal can either be square wave or a sine signal with a frequency of 32.768 khz. The external clock source must be connected as indicated in Figure 3.3 (p. 8). When a square wave source is used the LFXO buffer must be in bypass mode. The clock signal must toggle between 0 and V DD and the duty cycle must be close to 50%, as specified in the device datasheet. When a sine source is used, the amplitude must be in accordance with the device datasheet. The sine signal is buffered through the LFXO buffer, whose input is AC-coupled. Figure 3.3. Low Frequency External Clock External source LFXTAL_N LFXTAL_P (High Z) EFM32G 3.3 High Frequency Clock Sources The external high frequency clock can be generated from a crystal/ceramic resonator or from an external square or sine wave source. 3.3.1 High Frequency Crystals and Ceramic Resonators The hardware configuration of the crystal and ceramic resonator is indicated in Figure 3.4 (p. 8). The crystal is to be connected across the HFXTAL_N and HFXTAL_P pins. The electrical equivalent circuit of the HF crystal/ceramic resonators is equal to the one for LF crystals/ ceramic resonators in Figure 3.2 (p. 7). Right choice of C L is important for proper operating frequency. See the EFM32 Oscillator Design Considerations application note for more information. Figure 3.4. High Frequency Crystal Oscillator HFXTAL_N 4-32 MHz HFXTAL_P CL1 CL2 EFM32G 2013-09-16 - an0002_rev1.36 8 www.silabs.com

3.3.2 High Frequency External Clocks the world's most energy friendly microcontrollers The EFM32 can also be clocked by an external HF clock source. To select a proper external oscillator, consider the specifications such as frequency, aging, stability, voltage sensitivity, rise and fall time, duty cycle and signal levels. The external clock signal can either be square wave or a sine signal with a frequency in accordance with the device datasheet. The external clock source must be connected as indicated in Figure 3.5 (p. 9). When a square wave source is used the HFXO buffer must be in bypass mode. The clock signal must toggle between 0 and V DD and the duty cycle must be close to 50%. Please refer to the device datasheet for further details. When a sine source is used, the sine amplitude must be in accordance with what is specified in the device datasheet. The sine signal is buffered through the HFXO buffer, whose input is AC-coupled. Figure 3.5. External High Frequency Clock External source HFXTAL_N HFXTAL_P (High Z) EFM32G 3.4 PCB Design Considerations Keeping the PCB traces between the crystal, external capacitors and the EFM32 as short as possible is of high importance. Very small currents are running in the crystal oscillator and long lines make it more sensitive to EMC, ESD and crosstalk. Long lines also add parasitic capacitance and some series resistance to the oscillator which could reduce the startup margin of the oscillator. It is recommended to guard the crystal traces with ground traces and keep other clock lines and signal lines that are switching frequently as far away from the crystal connections as possible. Placing a ground plane underneath the crystal and load capacitors reduces interference from other layers. Because very small currents are running in the crystal oscillator, it is of importance to avoid dirt and soldering residue on the PCB. Such contaminations can degrade the performance of the oscillator and increase energy consumption over time. In harsh operating environments it is advised to protect the circuit in an air-tight housing to keep the circuit board clean. See AN0016 EFM32 Oscillator Design Considerations for more information on oscillator design. 2013-09-16 - an0002_rev1.36 9 www.silabs.com

4 Reference Design the world's most energy friendly microcontrollers When starting a new EFM32 design, some parts of the layout are almost always required regardless of the application. Attached to this application note are example schematics for power decoupling, reset, external clocks and debug interface. Using this reference design as a template can improve development speed in the early stages of a new design. The reference design and included symbols are compatible with Cadence OrCAD 9.0 and later versions. 4.1 Contents Each folder in the attached.zip-file contains the OrCAD reference design files, including Bill of Materials, for the part with the same name. PDF versions of the schematics are also provided. The EFM32G.OLB library contains the Gecko-series OrCAD symbols: EFM32G200 EFM32G210 EFM32G230 EFM32G280 EFM32G290 EFM32G840 EFM32G880 EFM32G890 The EFM32TG.OLB library contains the Tiny Gecko-series OrCAD symbols: EFM32TG200 EFM32TG230 EFM32TG840 The EM_ELECTRO_MECH_REF.OLB library contains electromechanical parts found in the reference design: HEADER_2X10_2.54MM_TH (20 pin debug interface header) SWPB_B3S1000 (reset switch) The EM_PASSIVE_REF.OLB library contains the following components: BLM21B102S (EMI suppressor) CAPACITOR INDUCTOR RESISTOR XTAL_ATSSM (4MHz crystal) XTAL_ECX53BDU (32MHz crystal) XTAL_FOXSDLF (4MHz crystal) XTAL_GSWX26 (32.768kHz crystal) XTAL_MC405 (32.768kHz crystal) XTAL_NX5032GA (32MHz crystal) 2013-09-16 - an0002_rev1.36 10 www.silabs.com

4.2 Comments on the Schematics 4.2.1 Power Supply Decoupling the world's most energy friendly microcontrollers The decouple pin uses a 1uF capacitor to filter transients in the power domain for the internal voltage regulator. Each power pin has a 100nF decoupling capacitor in addition to the common 10uF decoupling capacitor, as described in Section 1.2 (p. 2). The digital power supply is separated from the analogue power supply to reduce EMI. To further improve the switching noise of the analogue power, an EMI suppressor is put in series between V MCU and the analogue power pins. The active low reset pin is connected to ground through a normally open switch, as well as to the debug interface connector. 4.2.2 Debug Interface A standard ARM 20 debug pin connector is connected to the EFM32 debug pins. 4.2.3 High/Low Frequency Clock Both the high and low frequency clock pins are connected to crystal oscillators using two of the recommended crystals from the AN0016 Oscillator Design Considerations application note. 2013-09-16 - an0002_rev1.36 11 www.silabs.com

5 Revision History the world's most energy friendly microcontrollers 5.1 Revision 1.36 2013-09-03 New cover layout 5.2 Revision 1.35 2013-08-14 Updated section on power supply decoupling 5.3 Revision 1.34 2013-05-08 Added note about decoupling capacitor purpose. Added new design files for new packages and devices. 5.4 Revision 1.33 2012-03-21 Added CSV and Edif formats for schematic symbols. 5.5 Revision 1.32 2012-03-16 Added OrCAD reference designs and OrCAD symbols for more parts. 5.6 Revision 1.31 November 23th, 2010. Corrected schematic values. Added information on power sequencing considerations. 5.7 Revision 1.30 November 17th, 2010. Added information on alternate schematic recommendations. 5.8 Revision 1.20 September 13th, 2010. Merged sections on PCB design considerations and external clock sources. Modified chapter on external clock sources to correspond with AN0016 EFM32 Oscillator Design Considerations. 2013-09-16 - an0002_rev1.36 12 www.silabs.com

the world's most energy friendly microcontrollers Added OrCAD and PDF reference designs. 5.9 Revision 1.10 May 6th, 2010. Added debug interface section. 5.10 Revision 1.00 October 21th, 2009. Initial revision. 2013-09-16 - an0002_rev1.36 13 www.silabs.com

A Disclaimer and Trademarks A.1 Disclaimer the world's most energy friendly microcontrollers Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific written consent of Silicon Laboratories. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons. A.2 Trademark Information Silicon Laboratories Inc., Silicon Laboratories, the Silicon Labs logo, Energy Micro, EFM, EFM32, EFR, logo and combinations thereof, and others are the registered trademarks or trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders. 2013-09-16 - an0002_rev1.36 14 www.silabs.com

B Contact Information the world's most energy friendly microcontrollers Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 Please visit the Silicon Labs Technical Support web page: http://www.silabs.com/support/pages/contacttechnicalsupport.aspx and register to submit a technical support request. 2013-09-16 - an0002_rev1.36 15 www.silabs.com

the world's most energy friendly microcontrollers Table of Contents 1. Power Supply. 2 1.1. Introduction 2 1.2. Power Supply Decoupling.. 2 2. Debug Interface and External Reset Pin.. 6 2.1. Debug Interface 6 2.2. External Reset Pin (RESETn).. 6 3. External Clock Sources 7 3.1. Introduction 7 3.2. Low Frequency Clock Sources. 7 3.3. High Frequency Clock Sources 8 3.4. PCB Design Considerations.. 9 4. Reference Design 10 4.1. Contents.. 10 4.2. Comments on the Schematics 11 5. Revision History.. 12 5.1. Revision 1.36. 12 5.2. Revision 1.35. 12 5.3. Revision 1.34. 12 5.4. Revision 1.33. 12 5.5. Revision 1.32. 12 5.6. Revision 1.31. 12 5.7. Revision 1.30. 12 5.8. Revision 1.20. 12 5.9. Revision 1.10. 13 5.10. Revision 1.00 13 A. Disclaimer and Trademarks.. 14 A.1. Disclaimer.. 14 A.2. Trademark Information. 14 B. Contact Information 15 B.1.. 15 2013-09-16 - an0002_rev1.36 16 www.silabs.com

the world's most energy friendly microcontrollers List of Figures 1.1. Power supply.. 3 1.2. Power supply.. 4 1.3. Power supply.. 5 2.1. Connecting the EFM32 to an ARM 20 pin debug header.. 6 3.1. Low Frequency Crystal. 7 3.2. Equivalent Circuit of a Crystal/Ceramic Resonator.. 7 3.3. Low Frequency External Clock 8 3.4. High Frequency Crystal Oscillator.. 8 3.5. External High Frequency Clock. 9 2013-09-16 - an0002_rev1.36 17 www.silabs.com