FET(Field Effect Transistor)

Similar documents
FIELD EFFECT TRANSISTOR (FET) 1. JUNCTION FIELD EFFECT TRANSISTOR (JFET)

FET. FET (field-effect transistor) JFET. Prepared by Engr. JP Timola Reference: Electronic Devices by Floyd

Three Terminal Devices

6. Field-Effect Transistor

I E I C since I B is very small

Q1. Explain the construction and principle of operation of N-Channel and P-Channel Junction Field Effect Transistor (JFET).

KOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU - Control and Automation Dept. 1 6 FIELD-EFFECT TRANSISTORS

ITT Technical Institute. ET215 Devices 1. Unit 8 Chapter 4, Sections

UNIT 3: FIELD EFFECT TRANSISTORS

KOREA UNIVERSITY. Photonics Laboratory. Ch 15. Field effect Introduction-The J-FET and MESFET

CHAPTER 8 FIELD EFFECT TRANSISTOR (FETs)

UNIT-VI FIELD EFFECT TRANSISTOR. 1. Explain about the Field Effect Transistor and also mention types of FET s.

Electronic Circuits. Junction Field-effect Transistors. Dr. Manar Mohaisen Office: F208 Department of EECE

Lecture - 18 Transistors

Chapter 6: Field-Effect Transistors

MODULE-2: Field Effect Transistors (FET)

FIELD EFFECT TRANSISTORS MADE BY : GROUP (13)/PM

EDC UNIT IV- Transistor and FET Characteristics EDC Lesson 9- ", Raj Kamal, 1

EE70 - Intro. Electronics

Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati

Depletion-mode operation ( 공핍형 ): Using an input gate voltage to effectively decrease the channel size of an FET

THE JFET. Script. Discuss the JFET and how it differs from the BJT. Describe the basic structure of n-channel and p -channel JFETs

INTRODUCTION: Basic operating principle of a MOSFET:

Chapter 8. Field Effect Transistor

Chapter 6: Field-Effect Transistors

Field Effect Transistors (npn)

L MOSFETS, IDENTIFICATION, CURVES. PAGE 1. I. Review of JFET (DRAW symbol for n-channel type, with grounded source)

Lecture 15. Field Effect Transistor (FET) Wednesday 29/11/2017 MOSFET 1-1

Chapter 5: Field Effect Transistors

Analog Electronics. Electronic Devices, 9th edition Thomas L. Floyd Pearson Education. Upper Saddle River, NJ, All rights reserved.

Lecture 3: Transistors

Lecture 14. Field Effect Transistor (FET) Sunday 26/11/2017 FET 1-1

Field-Effect Transistor

Field Effect Transistors

FIELD EFFECT TRANSISTORS

IENGINEERS-CONSULTANTS QUESTION BANK SERIES ELECTRONICS ENGINEERING 1 YEAR UPTU ELECTRONICS ENGINEERING EC 101 UNIT 3 (JFET AND MOSFET)

UNIT 3 Transistors JFET

Lecture 17. Field Effect Transistor (FET) FET 1-1

PESIT Bangalore South Campus

Summary. Electronics II Lecture 5(b): Metal-Oxide Si FET MOSFET. A/Lectr. Khalid Shakir Dept. Of Electrical Engineering

IFB270 Advanced Electronic Circuits

Digital Electronics. By: FARHAD FARADJI, Ph.D. Assistant Professor, Electrical and Computer Engineering, K. N. Toosi University of Technology

Field-Effect Transistor

Unit III FET and its Applications. 2 Marks Questions and Answers

FET. Field Effect Transistors ELEKTRONIKA KONTROL. Eka Maulana, ST, MT, M.Eng. Universitas Brawijaya. p + S n n-channel. Gate. Basic structure.

Field Effect Transistor (FET) FET 1-1

Lecture (10) MOSFET. By: Dr. Ahmed ElShafee. Dr. Ahmed ElShafee, ACU : Fall 2016, Electronic Circuits II

Conduction Characteristics of MOS Transistors (for fixed Vds)! Topic 2. Basic MOS theory & SPICE simulation. MOS Transistor

Topic 2. Basic MOS theory & SPICE simulation

Conduction Characteristics of MOS Transistors (for fixed Vds) Topic 2. Basic MOS theory & SPICE simulation. MOS Transistor

Prof. Paolo Colantonio a.a

Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism;

Introduction to MOSFET MOSFET (Metal Oxide Semiconductor Field Effect Transistor)

Semiconductor Physics and Devices

Field - Effect Transistor

Difference between BJTs and FETs. Junction Field Effect Transistors (JFET)

Design cycle for MEMS

Lecture 13. Metal Oxide Semiconductor Field Effect Transistor (MOSFET) MOSFET 1-1

Power Semiconductor Devices

Questions on JFET: 1) Which of the following component is a unipolar device?

ECE 340 Lecture 37 : Metal- Insulator-Semiconductor FET Class Outline:

EDC UNIT IV- Transistor and FET JFET Characteristics EDC Lesson 4- ", Raj Kamal, 1

EIE209 Basic Electronics. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: T ransistor devices

value of W max for the device. The at band voltage is -0.9 V. Problem 5: An Al-gate n-channel MOS capacitor has a doping of N a = cm ;3. The oxi

Solid State Device Fundamentals

MOSFET Terminals. The voltage applied to the GATE terminal determines whether current can flow between the SOURCE & DRAIN terminals.

EE 5611 Introduction to Microelectronic Technologies Fall Thursday, September 04, 2014 Lecture 02

Solid State Devices- Part- II. Module- IV

ITT Technical Institute. ET215 Devices 1. Unit 7 Chapter 4, Sections

4.1 Device Structure and Physical Operation

Electronic Circuits for Mechatronics ELCT 609 Lecture 6: MOS-FET Transistor

V A ( ) 2 = A. For Vbe = 0.4V: Ic = 7.34 * 10-8 A. For Vbe = 0.5V: Ic = 3.49 * 10-6 A. For Vbe = 0.6V: Ic = 1.

MEASUREMENT AND INSTRUMENTATION STUDY NOTES UNIT-I

(a) Current-controlled and (b) voltage-controlled amplifiers.

ECE520 VLSI Design. Lecture 2: Basic MOS Physics. Payman Zarkesh-Ha

Field-Effect Transistors

NAME: Last First Signature

2.9 Junction field-effect transistors

UNIT II JFET, MOSFET, SCR & UJT

Electronic Circuits II - Revision

EC6202-ELECTRONIC DEVICES AND CIRCUITS YEAR/SEM: II/III UNIT 1 TWO MARKS. 1. Define diffusion current.

Field Effect Transistors

Basic Electronics. Introductory Lecture Course for. Technology and Instrumentation in Particle Physics Chicago, Illinois June 9-14, 2011

Laboratory #5 BJT Basics and MOSFET Basics

ANALOG FUNDAMENTALS C. Topic 4 BASIC FET AMPLIFIER CONFIGURATIONS

8. Characteristics of Field Effect Transistor (MOSFET)

Department of Electrical Engineering IIT Madras

F.Y. Diploma : Sem. II [DE/EJ/IE/IS/EE/MU/ET/EN/EX] Basic Electronics

AE53/AC53/AT53/AE103 ELECT. DEVICES & CIRCUITS DEC 2015

(Refer Slide Time: 02:05)

Power MOSFET Zheng Yang (ERF 3017,

COLLECTOR DRAIN BASE GATE EMITTER. Applying a voltage to the Gate connection allows current to flow between the Drain and Source connections.

Mechatronics and Measurement. Lecturer:Dung-An Wang Lecture 2

Monograph On Field Effect Transistors

MTLE-6120: Advanced Electronic Properties of Materials. Semiconductor transistors for logic and memory. Reading: Kasap

In this lecture we will begin a new topic namely the Metal-Oxide-Semiconductor Field Effect Transistor.

Lecture 20. MOSFET (cont d) MOSFET 1-1

MOSFET & IC Basics - GATE Problems (Part - I)

Quantum Condensed Matter Physics Lecture 16

Intro to Electricity. Introduction to Transistors. Example Circuit Diagrams. Water Analogy

Transcription:

Field Effect Transistor: Construction and Characteristic of JFETs. Transfer Characteristic. CS,CD,CG amplifier and analysis of CS amplifier MOSFET (Depletion and Enhancement) Type, Transfer Characteristic, FET(Field Effect Transistor) Field Effect Transistor (FET) is a voltage controlled device. i.e. the output characteristics of this device are controlled by the input voltage and not by the input current. FET is unipolar device. i.e. the operation of FET depends upon the flow of majority carriers only. For the FET, an electric field is established by the charges present that will control the conduction path of the output circuit without the need for direct contact between the controlling and controlled quantities. JFET (Junction Field Effect Transistor)-JFET is a three terminal device with one terminal capable of controlling the current between the other two. There are two types of JFET 1- N-channel JFET 2- P-Channel JFET N-channel JFET- It consists of an N-type semiconductor substrate with P-type heavily doped regions diffused on opposite sides of its middle part. The space between the junctions is called a channel. The top of the N-type channel is connected through an ohmic contact to a terminal referred to as the Drain(D), while lower end of the same material is connected through an ohmic contact to a terminal referred to as the source(s). The Two P-type materials are connected together and to the gate (G) terminal. In the absence of any applied potentials the JFET has two P-N junctions under No-Bias Conditions. JFET Volt-Ampere (V-I) Characteristics There are two types of JFET Characteristics 1- Drain Characteristics 2- Transfer Characteristics Drain Characteristics- Case-1 - When V GS = 0 V and V DS = 0 V.In this condition the drain current is zero. Fig:N-Channel Case-2 - When V GS =0 V and V DS > 0 V. i.e. some positive value. The gate and source are connected directly i.e. V GS = 0 V. In this situation I D = I S (i.e. V DS = V DD ). Under this condition the flow of charge is relatively uninhabited and limited only by resistance of the N-Channel between drain and source. Depletion region is wider near the drain side as compared to source side because when current lows in silicon bar, there occurs a voltage drop across the channel along whole length due to this bias voltage. B y : N a v n e e t P a l E m a i l : e r. n a v n e e t p a l @ g m a i l. c o m Page 1

Fig: Working of N-channel Fig: Non-Uniform Distribution of Depletion Layer Pinch-Off- If V DS is increased to a level where it appears that the two depletion regions would touch, this condition referred to as pinch-off will result. The drain to source voltage (V DS ) at which the channel pinch off occurs, is known as pinch-off voltage (V P ). I DSS - I DSS is the maximum drain current for a JFET and is defined by the conditions V GS =0 V and V DS > V P. Fig: Drain Characteristics when V GS = 0V Case -3 When V GS < 0 V and V DS >0. Under this condition P-N Junction being reverse biased and increase the width of the depletion layer. Now, If V GS is increased more negatively then the situation of pinch-off occurs. At this instant, I Dmax also decreases because channel becomes narrower due to reverse bias. B y : N a v n e e t P a l E m a i l : e r. n a v n e e t p a l @ g m a i l. c o m Page 2

When V GS = -V P then I D = 0 ma. Device is turned-off. The Level of V GS that results in I D = 0mA is defined by V GS =V P with V P being a negative voltage for N-channel devices and a positive voltage for P-Channel JFETs. P-Channel Drain & Transfer Charcteristics Symbols Note: I G = 0 is the important characteristics of JFET.The drain current I D depends upon following factors- No. of majority carriers. Length of the channel. Cross- sectional area of the channel. B y : N a v n e e t P a l E m a i l : e r. n a v n e e t p a l @ g m a i l. c o m Page 3

Transfer Characteristics- Following equation governs the transfer characteristics of JFET I D = Drain current I DSS = saturation (max value) of drain current at V GS = 0 V V GS = Gate to Source Voltage V P = Pinch-off voltage Fig: Transfer Characteristics of N-channel JFET Fig: Transfer Characteristics of P-channel JFET Important points regarding drain characteristics of N-channel JFET. Drain current is maximum when V GS = 0 V i.e. I D = I DSS and V DS V P. In FET, generally avalanche breakdown occurs. V P is a particular value of V GS with either positive or negative sign dependaing upon the type of the FET. i.e. whether it is P-Channel or N-Channel. For P-Channel V P is positive. For N-Channel V P is negative. B y : N a v n e e t P a l E m a i l : e r. n a v n e e t p a l @ g m a i l. c o m Page 4

For gate to source voltages V GS less than (more negative than) the pinch-off level, the drain current is OA (I D = 0A). V GS I D 0 V I DSS 0.3 V P I DSS /2 0.5 V P I DSS /4 V P 0 ma MOSFET (Metal Oxide Semiconductor Field Effect Transistor) 1- Depletion Type MOSFET N-Channel- A slab of P-Type material is formed from a silicon base and is referred to as the substrate. The source (S) and drain (D) terminals are connected through metallic contacts to N-doped regions linked by an N-channel. The Gate is also connected to a metal contact surface but remains insulated from the N-Channel by a thin silicon dioxide (SiO 2 ) layer. This SiO 2 layer acts as a dielectric that sets up opposing electric fields within the dielectric when exposed to an externally applied field. There is no direct electrical connection between the gate terminal & the channel of a MOSFET It is the insulating layer of SiO 2 in the MOSFET concentration that accounts for very desirable high input impedance of the device. Working Case-1- V GS = 0 V and V DS > 0 the result is an attraction for the positive potential at the drain by the free electrons of the N-channel and a current similar to that established through the channel of the JFET. Case-2- V GS = -ve and V DS > 0 In this case, electrons move towards P-type substrate & attracts holes from P-type substrate. Depending on the magnitude of the negative bias established by V GS, a level of recombination between electrons and holes will occur that will reduce the number of free electrons in the N- channel available for conduction. The resulting level of drain current is therefore reduced with increasing negative bias for V GS. Case-3- V GS = +ve and V DS > 0 For +ve value of V GS, the positive gate will draw additional electrons (free carriers ) from the p-type substrate due to the reverse leakage current and established new carriers through the collisions resulting between accelerating particles. B y : N a v n e e t P a l E m a i l : e r. n a v n e e t p a l @ g m a i l. c o m Page 5

Fig: Drain & Transfer Characteristics of N-Channel Depletion type MOSFT P-Channel Depletion Type MOSFET Fig: Drain & Transfer Characteristics of P-Channel Depletion type MOSFT Fig: P-Channel D- MOSFET Symbol: Depletion (D) Type MOSFET B y : N a v n e e t P a l E m a i l : e r. n a v n e e t p a l @ g m a i l. c o m Page 6

2- Enhancement type MOSFET N-Channel- the N-channel enhancement type MOSFET consists of a lightly doped P-type substrate into which two highly doped N-regions are diffused. The absence of a channel between the two N-doped region. Case-1- V GS = 0 V If V GS is set at 0 V and a voltage applied between the drain and source of the device, the absence of an N-channel will result in a current (I D ) effectively 0 A. Case-2- When both V GS > 0 V and V DS > 0 V when both V GS and V DS have been set at positive voltage greater than 0V., establishing the drain and gate at a positive potential with respect to the source. As the positive potential is applied between gate & source due to the presence of SiO 2 layer which acts as a dielectric, is attracts the charge carriers (electrons) from substrate. As V GS increases in magnitude the concentration of electrons near the SiO 2 surface increases until eventually the induced N-type region can support a measurable flow between drain & source, resulting the formation of inversion layer, this inversion layer. This inversion layer is formed when a certain gate to source voltage (V GS ) is applied. Thus, the minimum value of gate voltage at which inversion of semiconductor surface takes place is known as threshold voltage (V T ). Since the channel is no-existent with V GS = 0V and enhanced by the application of a positive gate to source voltage. This type of MOSFET is called Enhancement type MOSFET. Drain and Transfer characteristics of N-Channel Enhancement type MOSFET. r levels of V GS > V T the drain current is related to the applied gate to source voltage by the following non-relationship. I D = K (V GS - V T ) 2 Where V GS =applied gate to source voltage V T = Threshold Voltage I D = Drain Current K = Constant The values of K can be determined from the following equation. I D (on) & V GS (on) are the values for each at a particular part on the characteristics of the device. K = B y : N a v n e e t P a l E m a i l : e r. n a v n e e t p a l @ g m a i l. c o m Page 7

Fig: Drain and Transfer characteristics of N-Channel Enhancement type MOSFET Symbols: Enhancement Type MOSFET I G 0 ma. I D = I S Important Points for FET Biasing For JFETs and Depletion Type MOSFET I D = K (V GS - V T ) 2 For Enhancement Type MOSFET B y : N a v n e e t P a l E m a i l : e r. n a v n e e t p a l @ g m a i l. c o m Page 8