DETECTION OF ERRONEOUS OPERATION IN TTL INTEGRATED CIRCUITS USING MODULUS FUNCTIONS OF NOISE MARGINS

Similar documents
Unit 1 Session - 3 TTL Parameters

Digital Circuits and Operational Characteristics

ELECTROSTATIC DISCHARGE E-FIELD SPECTRUM ANALYSIS AND GRAPHICAL INTERPRETATION

AN ALGORITHM FOR THE ADAPTIVE CONTROL OF ANTI HAIL MISSILE LAUNCH RAMPS

Practical Aspects Of Logic Gates

Logic families (TTL, CMOS)

ECE 301 Digital Electronics

A MATLAB Graphical User Interface Dedicated to the Optimal Design of the High Power Induction Motor with Heavy Starting Conditions

IC Logic Families. Wen-Hung Liao, Ph.D. 5/16/2001

Lecture 11 Digital Circuits (I) THE INVERTER

Digital Electronics Part II - Circuits

MESUREMENTS OF ELECTRICAL AND MAGNETIC FIELDS ON BOARD CONTAINER SHIPS

ABOUT THE PLANING CROSS LAMINATED SOLID WOOD

Lecture 11 Circuits numériques (I) L'inverseur

DC Electrical Characteristics of MM74HC High-Speed CMOS Logic

. HIGH SPEED .LOW POWER DISSIPATION .COMPATIBLE WITH TTL OUTPUTS M54HCT30 M74HCT30 8 INPUT NAND GATE. tpd = 15 ns (TYP.

UNISONIC TECHNOLOGIES CO., LTD CD4069

Microcontroller Systems. ELET 3232 Topic 13: Load Analysis

Basic Characteristics of Digital ICs

1 IC Logic Families and Characteristics

M74HCT241B1R 74HCT241 OCTAL TRI-STATE BUFFER (DIL20) M74HCT244B1R 74HCT244 OCTAL TRI-STATE BUFFER (DIL20)

Str. Tudor Vladimirescu 220 Galati Romania Tel.: (40)

Application Note AN-1114

MIL-STD-883E METHOD 3024 SIMULTANEOUS SWITCHING NOISE MEASUREMENTS FOR DIGITAL MICROELECTRONIC DEVICES

EXPERIMENT 12: DIGITAL LOGIC CIRCUITS

. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54HC00 M74HC00 QUAD 2-INPUT NAND GATE. tpd = 6 ns (TYP.) AT VCC =5V

74VHCT00ATTR QUAD 2-INPUT NAND GATE

Active System for Electromagnetic Perturbation Monitoring in Vehicles

MM74HC132 Quad 2-Input NAND Schmitt Trigger

Lecture 12 - Digital Circuits (I) The inverter. October 20, 2005

74V1T00CTR SINGLE 2-INPUT NAND GATE

Obsolete Product(s) - Obsolete Product(s)

Application Note AN-1113

EGCP 1010 Digital Logic Design (DLD) Laboratory #1

ANALYSIS OF DISTURBING MAGNETIC FIELD ASSOCIATED WITH ELECTROSTATIC DISCHARGES

Chapter 6 DIFFERENT TYPES OF LOGIC GATES

4-bit counter circa bit counter circa 1990

REGARDING THE APPRECIATION END EVALUATION OF THE MACHINE-TOOLS FOR WOOD PROCESSING THROUGH THE QUALITY CRITERIA

Obsolete Product(s) - Obsolete Product(s)

Inter-Ing 2005 INTERDISCIPLINARITY IN ENGINEERING SCIENTIFIC CONFERENCE WITH INTERNATIONAL PARTICIPATION, TG. MUREŞ ROMÂNIA, NOVEMBER 2005.

MM74HC00 Quad 2-Input NAND Gate

4-bit counter circa bit counter circa 1990

Module-1: Logic Families Characteristics and Types. Table of Content

DS75451/2/3 Series Dual Peripheral Drivers

74AC20M DUAL 4-INPUT NAND GATE

MM74HC132 Quad 2-Input NAND Schmitt Trigger

THREE CHANNELS ANALYSIS SYSTEM FOR ELECTRICAL POWER SYSTEM DISTURBANCES MEASUREMENT

MODELING THE ELECTROMAGNETIC POLLUTION OF THE ELECTRIC ARC FURNACES

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems. Today. Two Problems. Outline. Output not go to Rail

UTC UNISONIC TECHNOLOGIES CO. LTD 1 INVERTER CIRCUITS

Application Note AN-1125

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems. Today. Two Problems. Outline. Output not go to Rail

EE 42/100 Lecture 23: CMOS Transistors and Logic Gates. Rev A 4/15/2012 (10:39 AM) Prof. Ali M. Niknejad

VIBRATIONS LEVEL ANALYSIS DURING THE OPERATION OF A HIGH HEAD HYDROPOWER PLANT

Department of EECS. University of California, Berkeley. Logic gates. September 1 st 2001

. HIGH SPEED .LOW POWER DISSIPATION .OUTPUT DRIVE CAPABILITY M54HCT165 M74HCT165 8 BIT PISO SHIFT REGISTER. t PD = 17 ns (TYP.

. HIGH SPEED .LOW POWER DISSIPATION .HIGH NOISE IMMUNITY M54HC240/241/244 M74HC240/241/244

Obsolete Product(s) - Obsolete Product(s)

DS3662 Quad High Speed Trapezoidal Bus Transceiver

Power Quality Permanent Monitoring Systems in Romania

Digital Systems Laboratory

Chapter 15 Integrated Circuits

Digital Electronic Circuits

Curriculum vitae Europass. Personal information First name Surname. Ana Munteanu. Work experience to present

CD54/74HC10, CD54/74HCT10

74VHCT16244ATTR 16-BIT BUS BUFFER WITH 3-STATE OUTPUTS (NON INVERTED)

MC1488 RS-232C QUAD LINE DRIVER

IC Logic Families and Characteristics. Dr. Mohammad Najim Abdullah

. HIGH SPEED .LOW POWER DISSIPATION .COMPATIBLE WITH TTL OUTPUTS M54/74HCT245/640/643 M54/74HCT245/640/643

30 A Low-Side RF MOSFET Driver IXRFD631

Noise Margin Definition

Lista de lucrări. Candidat: PRISACARIU VASILE. a. Lista a celor mai relevante 10 lucrări

Obsolete Product(s) - Obsolete Product(s)

A d r i a n C L E N C I S I A R P r e s i d e n t

. HIGH SPEED .LOW POWER DISSIPATION .COMPATIBLE WITH TTL OUTPUTS M54HCT75 M74HCT75 4 BIT D TYPE LATCH. tpd = 15 ns (TYP.

THE USING OF ADDITIVE MANUFACTURING FOR PROTOTYPE PRODUCTION OF MOULDS

74VHC20 DUAL 4-INPUT NAND GATE

CD54HC273, CD74HC273, CD54HCT273, CD74HCT273

Unipolar Driver for Stepper Motor Control

AC INTERFERENCE OF TRANSMISSION LINES ON RAILWAYS: INFLUENCE OF TRACK-CONNECTED EQUIPMENT I. ABSTRACT

NTE74HC40105 Integrated Circuit TTL High Speed CMOS, 4 Bit x 16 Word FIFO Register

M74HCT573B1R 74HCT573 OCTAL TRI-STATE TRANS LATCH

15 A Low-Side RF MOSFET Driver IXRFD615

Ileana-Diana Nicolae ICMET CRAIOVA UNIVERSITY OF CRAIOVA MAIN BUILDING FACULTY OF ELECTROTECHNICS

. HIGH SPEED .LOW POWER DISSIPATION .COMPATIBLE WITH TTL OUTPUTS M54HCT139 M74HCT139 DUAL 2 TO 4 DECODER/DEMULTIPLEXER. tpd = 17 ns (TYP.

M74HCT04. Hex inverter. Features. Description

74ACT00B QUAD 2-INPUT NAND GATE

Digital Microelectronic Circuits ( ) Terminology and Design Metrics. Lecture 2: Presented by: Adam Teman

74VHCT244ATTR OCTAL BUS BUFFER WITH 3 STATE OUTPUTS (NON INVERTED)

CD4069, CD4069-SMD Inverter Circuits

AC Characteristics of MM74HC High-Speed CMOS

The entire range of digital ICs is fabricated using either bipolar devices or MOS devices or a combination of the two. Bipolar Family DIODE LOGIC

. HIGH SPEED .LOW POWER DISSIPATION .COMPATIBLE WITH TTL OUTPUTS M54/74HCT373 M54/74HCT533

FAMILIARIZATION WITH DIGITAL PULSE AND MEASUREMENTS OF THE TRANSIENT TIMES

TOOL PRODUCTION VIA RAPID TOOLING

M74HCT02TTR QUAD 2-INPUT NOR GATE

MM74HCU04 Hex Inverter

Susceptibility of TTL Logic Devices to Narrow-band High Power Electromagnetic Threats

Chapter 6 DIFFERENT TYPES OF LOGIC GATES

. HIGH SPEED .LOW POWER DISSIPATION .COMPATIBLE WITH TTL OUTPUTS M54/74HCT564 M54/74HCT574

Transcription:

DETECTION OF ERRONEOUS OPERATION IN TTL INTEGRATED CIRCUITS USING MODULUS FUNCTIONS OF NOISE MARGINS Mircea Iulian PORTEANU Department of Power Engineering, University of Oradea, Oradea, Romania Department of Electronic Power Engineering, Institute of Metalurgy, Bucharest, Romania P.O. Box 15-370, 053120, Bucharest, Romania Phone / Fax : 00-40 -21-3109322 Abstract: This paper presents a procedure for detection of erroneous operation in present day TTL integrated circuits, that is based on using of the modulus functions of noise margins. There are illustrated the values of the modulus functions of noise margins that allow to detect the erroneous operation in TTL integrated circuits. Keywords: logic integrated circuit, TTL, logic level, noise voltage, noise margin, modulus function, erroneous operation detection If an unwanted voltage called as noise voltage V N is induced into conductors between the NAND 1. Introduction Gate Driver the NAND Gate Load, from adjacent The TTL integrated circuits have evolved rapidly current-carrying conductors, as seen in Fig. 2, the input towards high performances increased complexity, becoming the logic integrated circuits with the largest utilization [1] [4]. There is a diversity of functional parameters which must be considered for their using in apparatus equipment destined to various applications. The noise margins have a distinct importance for the appreciation of functioning in the presence of electromagnetic disturbances [5] - [37]. The paper is organized as follows. The theoretic considerations regarding the definition of noise margins are presented in Section 2. The noise margins functions are developed in Section 3. Finally, conclusions are provided in Section 4. voltage V I becomes V I =V 0 ± V N. (2) 2. Definition of noise margins Considering the NAND Gates connected as shown in Fig. 1, the input voltage V I of the NAND Gate Load is equal with the output voltage V 0 from the NAND Gate Driver, so that V I =V 0 (1) Fig.2 Corresponding to the logic levels low (L) high (H), we have the input voltages : 705

V IL =V OL ± V NL (3) V IH =V OH ± V NH (4) The worst case values are: V IL =V OL +V NL (5) V IH =V OH -V NH (6) From (5) (6), we obtain: V NL = V IL -V OL (7) V NH = V OH V IH (8) The noise voltages V NL V NH are known as direct current noise margins, they represent the low high noise margins, being denoted by NM L NM H, With (7) (8), the noise margins NM L NM H can be expressed as NM L = V IL -V OL (9) NM H = V OH V IH (10) When NM L = NM H (11) the noise margins are symmetric. If NM L NM H (12) the noise margins are asymmetric. Depending on the values of input output voltages for TTL NAND 7400/5400 series shown in Table 1, we obtain the values of noise margins illustrated in Table 2. The voltages V IL max V IH min represent the maximum input voltage recognized by a NAND Gate Load as a logic 0 the minimum input voltage for a logic 1, As regards the voltage V OL max V OH min, they represent the maximum output voltage of a NAND Gate Driver for a logic 0 the minimum output voltage for a logic 1, The noise margins NM L NM H represent the maximum values of the noise voltages that assure the functioning of the TTL integrated circuits without destroying them without degradation of L H voltage levels. The maximum noise margins are limited by the device characteristics / or by considerations of symmetry between the low high noise margins. 3. Detection of erroneous operations using modulus functions of noise margins In a previous paper [37] we have defined the modulus functions of the noise margins NM L NM H in the forms V IL - V OL if V IL >V OL 0 f( V IL,V OL ) = V IL -V OL = 0 V IL =V OL (13) V IH - V OH if V IH >V OH 0 V OH V IH if V OH >V IH 0 f( VOH,V IH ) = V OH -V IH = 0 V IL =V OL (14) V OL - V IL if V OL >V IL 0 TABLE 1 VALUES OF INPUT AND OUTPUT VOLTAGES FOR TTL NAND 7400/5400 Family /Year of appearance Voltage Measure (TTL) L H S LS F ALS AS 1964 1967 1967 1969 1971 1979 1980 1982 VIL max V 0.8 0.7 0.8 0.8 0.7 0.8 0.8 0.8 VIH min V 2 2 2 2 2 2 2 2 VOL max V 0.4 0.3 0.4 0.5 0.5 0.5 0.5 0.5 VOH min V 2.4 2.4 2.4 2.7 2.7 2.7 2.7 2.7 TABLE 2 VALUES OF NOISE MARGINS Family /Year of appearance Noise margins Measure (TTL) L H S LS F ALS AS 1964 1967 1967 706 1969 1971 1979 1980 1982 NM NML V 0.4 0.4 0.4 0.3 0.2 0.3 0.3 0.3 NMH V 0.4 0.4 0.4 0.7 0.7 0.7 0.7 0.7

The cases in which the modulus function are f( V IL,V OL ) = V IL -V OL =0 if V IL =V OL (15) f( V IL,V OL ) = V IL -V OL = V OL - V IL if V OL >V IL 0 (16) f( V OH,V IH ) = V OH -V IH =0 if V OH =V IH (17) f( V OH,V IH ) = V OH -V IH = V IH - V OH if V OL >V IL 0 (18) correspond to a malfunction of the drive / or load NAND Gate shown in fig. 1 We can detect thus the erroneous operation in TTL integrated circuits, using the modulus function of noise margins. 4. CONCLUSIONS The noise margins have a distinct importance for logic integrated circuits with the propose of appreciation the functioning in the presence of electromagnetic disturbances. Their values must be considered both in the choosing as in the using of TTL integrated circuits in apparatus equipment destined for various applications. The paper has presented the procedure of detection of erroneous operation in TTL integrated circuit by using the modulus functions of noise margins. References [1] Morris, R. L., Miller I.R., Proiectarea cu circuite integrate TTL. (Design with TTL Integrated Circuits), Editura Tehnica, Bucuresti, 1974 [2] Texas Instruments, Design Consideration for Logic Products, 1997 [3] Porteanu M., Manual de circuite integrate TTL, (Hbook of TTL Integrated Circuits), Centrul de Perfectionare a personalului din Industria Metalurgica CPMIM, Bucuresti, 1984. [4] Porteanu M., Ghid pentru utilizarea circuitelor integrate TTL., (Guide forusing TTL Integrated Circuits), Centrul de Perfectionare a personalului din Industria Metalurgica CPMIM, Bucuresti, 1986. [5] Porteanu M., Slavov E., Echipament cu circuite integrate TTL pentru statiile cu racord adanc de la Combinatul Siderurgic Galati, (Equipment with TTL Integrated Circuits for Substations Feeding Iron Steel Plants of Galati), Contract nr. 2229/1973, Institutul de Cercetari si Proiectari pentru Echipamente Termoenergetice, ICPET, Bucuresti, 1973 [6] Porteanu M., Slavov E., Module cu circuite integrate pentru compartimentul masini al navelor, (Modules with TTL Integrated Circuits for Naval Engines Compartment), Contract Nr.2235/1976, Institutul de Cercetari si Proiectari pentru Echipamente Termoenergetice, ICPET, Bucuresti, 1976. [7] Porteanu M., Increase of Noise Imunity in Relay Control Systems by Using On Off Elements with Generalized Characteristic, Proceedings of the International Symposium on Electromagnetic Compatibility, EMC, pp. 182 189, Wroclaw,1980. [8] Porteanu M., A Method to Increase the Noise Immunity in Digital Systems, Proceedings of the International Conference on Digital Signal Processing, Florence, pp. 275, Italy, 1981. [9] Porteanu M., Structura logica cu imunitate ridicata la zgomot (A Logical Structure with Increased Noise Immunity), Lucrările Simpozionului Naţional de Teoria Sistemelor ), Vol. II, pp. 165-169, Craiova, 1982. [10] Porteanu M., A Logical Structure with High Noise Immunity, Proceedings of the International Conference on Electromagnetic Compatibility EMC, pp.199-202, Zurich, 1983. [11] Porteanu M., Increase of Noise Immunity in Electrical Drive Control Circuits, Proceedings of the 4th National Conference on Electrical Drives, pp C. 168 C. 175, Craiova, 1984. [12] Porteanu M., Noise Hazard in Switching Circuits its Reduction, Proceedings of the International Symposium on Electromagnetic Compatibility EMC, pp. 461-463, Tokyo, 1985. [13] Porteanu M., Noise Effect on the Reliability of Electronic Circuits Equipment, Proceedings of the 6-th Symposium on Reliability in Electronics, pp. 776, Budapest, 1985. [14] Porteanu M., An Input Interface with High Noise Immunity, Proceedings of the International Conference on Electrical Machines Drive Systems INCEMADS, pp. C.13 61-66, Eforie Nord, 1986. [15] Porteanu M., ReliabilityAnalysis of Electronic Equipment in Power Systems Using Poisson Distribution,, American Power Conference, Chicago, Il., 1994. [16] Porteanu M., Reliability Evaluation of Electronic Equipment in Power Systems, American Power Conference, Chicago, Il., 1996. 707

[17] Porteanu M., Evaluation of Noise Effect on the Reliability of Electronic Components Equipment, Proceedings of the International Symposium on Signals, Circuits Systems SCS 97, pp. 577-580, Iasi, 1997. [18] Porteanu M., Noise Influence on Reliability of Electric Equipment in Power Stations, American Power Conference, Chicago, Il., 1997. [19] Porteanu M., Reliability of Electronic Equipment Operating in Electric Noise Environment, American Power Conference, Chicago, II, 1998. [20] Porteanu M., Aspects of Migration from Laboratory System to Industrial Systems, International Conference on Accelerator Large Experimental Physics Control Systems, Trieste, Italia, 1999. [21] Porteanu M., Reliability of Electric Equipment Operating in Variable Electric Noise Environment, American Power Conference, Chicago, Il., 1999. [22] Porteanu M., Imunitatea la zgomot a circuitelor integrate TTL in conditii normale si speciale de functionare ( Noise Immunity of TTL Integrated Circuits Operating in Normal Special Environment), Buletinul Stiintific al Academiei Fortelor Aeriene "Henri Coa" Brasov, Seria Electronica Si Electrotehnica, Vol. III, Nr. 2 (14) Noiembrie, pp. 125 140, 2002. [23] Porteanu M., Compatibilitatea statica de conectare a circuitelor integrate TTL in conditii de functionare normala si speciala, (Static Connecting Compatibility of TTL Integrated Circuits Operating in Normal Special Environment ), Buletinul Stiintific al Academiei Fortelor Aeriene "Henri Coa" Brasov, Seria Electronica si Electrotehnica, Vol. III, Nr. 2 (14) Noiembrie, pp. 141 156, 2002. [24] Porteanu M., Increase of Noise Immunity in TTL Logic Circuits Used for Equipment of Power Stations Substations, Scientific Bulletin of The Polytechnica University of Timisoara - Transactions on Power Engineering, Vol. 48 (62), Nr. 1-2, pp. 413-415, 2003. [25] Porteanu M., Aspecte privind marginea de zgomot si rezerva de margine de zgomot la circuitele integrate TTL, (On the Noise Margin Noise Margine Reserve of TTL Integrated Circuits), Buletinul Stiintific al Academiei Fortelor Aeriene "Henri Coa" Brasov, Seria Electronica si Electrotehnica, Vol. V, Nr. 1(15) Noiembrie, pp. 155-164, 2004. [26] Porteanu M., Determinarea parametrilor marginii de zgomot la circuitele integrate TTL, (Determination of Noise Margin Parameters of TTL Integrated Circuits), Buletinul Stiintific al Academiei Fortelor Aeriene "Henri Coa" Brasov, Seria Electronica si Electrotehnica, (Vol. V, Nr. 1(15) Noiembrie, pp. 165 170, 2004. [27] Porteanu M., Parametrii de zgomot ai circuitelor integrate TTL (Noise Parameters of TTL Integrated Circuits), Proceedings of the 10th International Conference on Man in the Knowledge Based Organization Vol. XII, Electrotehnica, Electronica, Comunicatii, pp. 21-28, L Forces Academy Publishing House, Sibiu, 2005. [28] Porteanu M., Determinarea analitica a parametrilor de zgomot la circuitele integrate TTL (Analytical Computing of Noise Parameters for TTL Integrated Circuits), Buletinul Stiintific al Academiei Fortelor Aeriene "Henri Coa" Brasov, Seria Electronica si Electrotehnica, Vol. VI, Nr. 1(16), Mai, pp. 121-124, 2006. [29] Porteanu M., Voltage Parameters of TTL Integrated Circuits, Proceedings of the 11th International Conference on Man in the Knowledge Based Organization Vol. VIII, pp.33-41, L Forces Academy Publishing House, Sibiu, 2006. [30] Porteanu M., Reprezentarea Grafică a Marginilor de Zgomot la Circuitele Integrate TTL Conectate din aceiaşi familie ( Graphic Representation of Noise Margins for TTL Integrated Circuits Connected from the Same Family), Proceedings of the International Conference on Education Scientific Research at European Stards, vol.1, Technical Engineering Sciences, pp. 532-538,,,Henri Coă Air Force Academy Publishing House, Braşov, 2007. [31] Porteanu M., Reprezentarea Tabelară a Stărilor, Nivelelor Logice şi Tensiunilor la Circuitele Integrate TTL( Tabular Representation of Logic States, Logic Levels Voltages for TTL Integrated Circuits), Proceedings of the International Conference on Education Scientific Research at European Stards, vol.1, Technical Engineering Sciences, pp. 539-548,,,Henri Coă Air Force Academy Publishing House, Braşov, 2007. [32] Porteanu M., Graphic Representation of Noise Margins for TTL Integrated Circuits Connected from Various Families, Proceedings of the 13 th International Conference on Man in the Knowledge Based Organization Vol. 10, Electronics, Electrotechnics, Communications, pp.68-75, L Forces Academy Publishing House, Sibiu, 2007. [33] Porteanu M., Reduced Low Power Consumption by Using Low Voltage Integrated Circuits, Proceedings of the International Conference on Education Academic Research Structures of the Knowledge-Based Society, Vol.1, Economy Engineering, pp. 248-252, Alma Mater Publishing House, Sibiu, 2008. [34] Porteanu M., Torcica V.; General Graphic Representation of Noise Margins for TTL Integrated Circuits, Proceedings of the 14-th International Conference on Knowledge Based Organization KBO 2008, Vol. 7, Comunications, Electronics Electrotechnics, pp. 287 294 Nicolae Balcescu L Forces Academy Publishing House, Sibiu, 2008. [35] Porteanu M Generalized Graphic Representation of Noise Margins for TTL Integrated Circuits, Proceedings of the International Conference on Scientific Research Education in The Air Force. Henry Coa Air Force Academy Publishing House, Brasov, 2009. [36] Porteanu M Three Dimensional Representation of Noise Margins for TTL Integrated Circuits, Proceedings of the 33-rd Annual American Romanian Academy of Arts Sciences Conference, Vol. II, pp. 135-138, Polytechnic International Press, Montreal, Quebec, Canada, 2009. 708

[37] Porteanu M Modulus Functions of Noise Margins for TTL integrated Circuits, Proceedings of the International Conference on Scientific Research Education, Henri Coa Air Force Academy Publishing House, Brasov, 2010. 709