ECE/CS 5720/6720 Super Trivia Game Show

Similar documents
ECE 3110: Midterm I Review GAMESHOW!!!

Analysis and Design of Analog Integrated Circuits Lecture 20. Advanced Opamp Topologies (Part II)

Lecture 2, Amplifiers 1. Analog building blocks

Chapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier

Design of High-Speed Op-Amps for Signal Processing

ECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers

Analysis and Design of Analog Integrated Circuits Lecture 8. Cascode Techniques

Index. Small-Signal Models, 14 saturation current, 3, 5 Transistor Cutoff Frequency, 18 transconductance, 16, 22 transit time, 10

INF3410 Fall Book Chapter 6: Basic Opamp Design and Compensation

Lecture 34: Designing amplifiers, biasing, frequency response. Context

Lecture 300 Low Voltage Op Amps (3/28/10) Page 300-1

Lecture 33: Context. Prof. J. S. Smith

Design of Analog CMOS Integrated Circuits

Design and Layout of Two Stage High Bandwidth Operational Amplifier

ECEN 474/704 Lab 6: Differential Pairs

Design and Analysis of Low Power Two Stage CMOS Op- Amp with 50nm Technology

Radivoje Đurić, 2015, Analogna Integrisana Kola 1

ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN

EE105 Fall 2015 Microelectronic Devices and Circuits

Georgia Institute of Technology School of Electrical and Computer Engineering. Midterm Exam

Advanced Operational Amplifiers

Reading. Lecture 33: Context. Lecture Outline. Chapter 9, multi-stage amplifiers. Prof. J. S. Smith

EE 501 Lab 4 Design of two stage op amp with miller compensation

A CMOS Low-Voltage, High-Gain Op-Amp

CHAPTER 8 DIFFERENTIAL AND MULTISTAGE AMPLIFIERS

INF3410 Fall Book Chapter 6: Basic Opamp Design and Compensation

ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS

Electronic Circuits for Mechatronics ELCT 609 Lecture 6: MOS-FET Transistor

F9 Differential and Multistage Amplifiers

EECE488: Analog CMOS Integrated Circuit Design Set 7 Opamp Design

Rail to Rail Input Amplifier with constant G M and High Unity Gain Frequency. Arun Ramamurthy, Amit M. Jain, Anuj Gupta

Current Mirrors. Current Source and Sink, Small Signal and Large Signal Analysis of MOS. Knowledge of Various kinds of Current Mirrors

Design and Simulation of Low Voltage Operational Amplifier

Lecture-45. MOS Field-Effect-Transistors Threshold voltage

Microelectronics Circuit Analysis and Design

Comparative Analysis of Compensation Techniques for improving PSRR of an OPAMP

Basic OpAmp Design and Compensation. Chapter 6

What is the typical voltage gain of the basic two stage CMOS opamp we studied? (i) 20dB (ii) 40dB (iii) 80dB (iv) 100dB

ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS

Chapter 12 Opertational Amplifier Circuits

Revision History. Contents

Analog Integrated Circuits. Lecture 7: OpampDesign

Basic Circuits. Current Mirror, Gain stage, Source Follower, Cascode, Differential Pair,

Analog Integrated Circuit Design Exercise 1

MOSFET Amplifier Design

Chapter 11. Differential Amplifier Circuits

Rail-To-Rail Output Op-Amp Design with Negative Miller Capacitance Compensation

A 16Ω Audio Amplifier with 93.8 mw Peak loadpower and 1.43 quiscent power consumption

ECEN 474/704 Lab 7: Operational Transconductance Amplifiers

ECE/CoE 0132: FETs and Gates

Gechstudentszone.wordpress.com

For the purpose of this problem sheet use the model given in the lecture notes.

6.976 High Speed Communication Circuits and Systems Lecture 5 High Speed, Broadband Amplifiers

Basic OpAmp Design and Compensation. Chapter 6

Lecture 21: Voltage/Current Buffer Freq Response

Design of High Gain Two stage Op-Amp using 90nm Technology

Microelectronics Circuit Analysis and Design. MOS Capacitor Under Bias: Electric Field and Charge. Basic Structure of MOS Capacitor 9/25/2013

Experiment #6 MOSFET Dynamic circuits

You will be asked to make the following statement and provide your signature on the top of your solutions.

Radivoje Đurić, 2015, Analogna Integrisana Kola 1

University of Southern C alifornia School Of Engineering Department Of Electrical Engineering

EE70 - Intro. Electronics

Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati

Applied Electronics II

Introduction to MOSFET MOSFET (Metal Oxide Semiconductor Field Effect Transistor)

Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism;

Prof. Paolo Colantonio a.a

INTRODUCTION TO ELECTRONICS EHB 222E

An Analog Phase-Locked Loop

ECEN 5008: Analog IC Design. Final Exam

Electronic Circuits. Junction Field-effect Transistors. Dr. Manar Mohaisen Office: F208 Department of EECE

ECE 546 Lecture 12 Integrated Circuits

ECEN 474/704 Lab 8: Two-Stage Miller Operational Amplifier

MOSFET Terminals. The voltage applied to the GATE terminal determines whether current can flow between the SOURCE & DRAIN terminals.

Design Of Two Stage CMOS Op-Amp With Low Power And High Slew Rate.

d. Can you find intrinsic gain more easily by examining the equation for current? Explain.

A low voltage rail-to-rail operational amplifier with constant operation and improved process robustness

A Compact 2.4V Power-efficient Rail-to-rail Operational Amplifier. Strong inversion operation stops a proposed compact 3V power-efficient

Chapter 4. CMOS Cascode Amplifiers. 4.1 Introduction. 4.2 CMOS Cascode Amplifiers

ISSN:

Performance Analysis of Low Power, High Gain Operational Amplifier Using CMOS VLSI Design

444 Index. F Fermi potential, 146 FGMOS transistor, 20 23, 57, 83, 84, 98, 205, 208, 213, 215, 216, 241, 242, 251, 280, 311, 318, 332, 354, 407

EE Analog and Non-linear Integrated Circuit Design

Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem

Design of a Folded Cascode Operational Amplifier in a 1.2 Micron Silicon-Carbide CMOS Process

Voltage Feedback Op Amp (VF-OpAmp)

Electronics Prof. D. C. Dube Department of Physics Indian Institute of Technology, Delhi

Operational Amplifier with Two-Stage Gain-Boost

6.776 High Speed Communication Circuits Lecture 7 High Freqeuncy, Broadband Amplifiers

Current Mirrors. Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 4-1

Lecture 16: MOS Transistor models: Linear models, SPICE models. Context. In the last lecture, we discussed the MOS transistor, and

A Compact Folded-cascode Operational Amplifier with Class-AB Output Stage

EEC 118 Spring 2010 Lab #1: NMOS and PMOS Transistor Parameters

Experiment #7 MOSFET Dynamic Circuits II

Sensors & Transducers Published by IFSA Publishing, S. L.,

Low-Voltage Wide Linear Range Tunable Operational Transconductance Amplifier

Lecture 350 Low Voltage Op Amps (3/26/02) Page 350-1

Q.1: Power factor of a linear circuit is defined as the:

EE 435. Lecture 7: Signal Swing Measurement/Simulation of High Gain Circuits Laboratory Support

I E I C since I B is very small

Transcription:

ECE/CS 5720/6720 Super Trivia Game Show Hosted by Prof. Cameron Charles March 4, 2008

Question Categories Devices Layout Building Blocks Opamps Important Information March 4, 2008 Cameron Charles Slide 2

Category: Devices Q: How does the junction capacitance of a PN junction change with increasing reverse bias? A: It decreases. Q: Why? March 4, 2008 Cameron Charles Slide 3

Category: Devices Q: Which terminal is the source on this NMOS device? A: Terminal 1. Q: If V T = 0.5 V, what operating region is this NMOS device in? A: Triode. March 4, 2008 Cameron Charles Slide 4

Category: Pop Culture Q: How does one say Hello in Kazahki? A: Jagshemash! March 4, 2008 Cameron Charles Slide 5

Category: Devices Q: Which terminal is the source on this PMOS device? A: Terminal 2. Q: If V T = 0.5 V, what operating region is this PMOS device in? A: Saturation. March 4, 2008 Cameron Charles Slide 6

Category: Devices Q: What large signal device parameter is influenced by the Body Effect? A: The threshold voltage. Q: Does it go up or down? A: Up. March 4, 2008 Cameron Charles Slide 7

Category: Pop Culture Q: Who is this? A: K-Fed. Q: What did his moniker change to after Britney dumped him? A: Fed-ex. March 4, 2008 Cameron Charles Slide 8

Category: Devices Q: Explain the mechanism behind Channel Length Modulation. A: The channel gets shorter, increasing W/L and increasing I D. Q: What would r ds be for a transistor with no Channel Length Modulation? A: Infinite. March 4, 2008 Cameron Charles Slide 9

Category: Devices Q: Which is the largest among the different small signal device capacitances? A: C GS (the gate-source capacitance). Q: In which operating region is this capacitance at a maximum? A: Saturation. March 4, 2008 Cameron Charles Slide 10

Category: Politics Q: Which of these men is the current Prime Minister of Canada? A: On the right. Q: What is his name? A: Stephen Harper. March 4, 2008 Cameron Charles Slide 11

Category: Layout Q: What does λ represent in our design rules? A: 2 λ = minimum gate length. March 4, 2008 Cameron Charles Slide 12

Category: Layout Q: What does DRC stand for? A: Design Rule Check. Q: What does LVS stand for? A: Layout Versus Schematic. March 4, 2008 Cameron Charles Slide 13

Category: Personal Life Q: What did you do last weekend? A: Studied for the 5720/6720 midterm. March 4, 2008 Cameron Charles Slide 14

Category: Building Blocks Q: What is the output resistance of a standard current mirror? A: r ds. Q: How about a cascode current mirror? A: g m (r ds2 ). March 4, 2008 Cameron Charles Slide 15

Category: Building Blocks Q: In what situation would you use a common-source amplifier? A: When you want high gain and can tolerate a high output impedance. Q: How about a common-drain amplifier? A: When you need a low output impedance. March 4, 2008 Cameron Charles Slide 16

Category: Grammer and Syntax Q: Which of these phrases uses correct grammer: I m doing well. I m doing good. A: The first one. Q: Why? A: well is an adverb, good is an adjective. March 4, 2008 Cameron Charles Slide 17

Category: Building Blocks Q: What is the approximate input impedance of a common-gate amplifier? A: 1/g m. March 4, 2008 Cameron Charles Slide 18

Category: Building Blocks Q: How can we increase the linear range of a differential pair? A: Reduce the input devices g m. March 4, 2008 Cameron Charles Slide 19

Category: Cycling Q: Who holds the record for most Tour de France victories? A: Lance Armstrong. Q: Was he correct in dumping Sheryl Crow? A: No, that was a huge blunder. March 4, 2008 Cameron Charles Slide 20

Category: Building Blocks Q: What is the definition of Common Mode Rejection Ratio? A: Differential gain divided by commonmode gain. Q: Would we like it to be high or low? A: High. March 4, 2008 Cameron Charles Slide 21

Category: Opamps Q: In what situations do we need the third stage (output buffer) in the opamp discussed in class? A: When driving a low impedance load. March 4, 2008 Cameron Charles Slide 22

Category: Pop Culture Q: Who is this guy? A: McLovin! (from SuperBad) March 4, 2008 Cameron Charles Slide 23

Category: Opamps Q: How does the Miller Effect help us when compensating an opamp? A: It allows us to use a smaller physical capacitor and also performs pole splitting. March 4, 2008 Cameron Charles Slide 24

Category: Opamps Q: How does systematic offset voltage arise in an opamp? A: When the transistors in the second stage are biased to have different drain currents. March 4, 2008 Cameron Charles Slide 25

Category: Feats of Strength Q: Which of these canyons is the hardest to ride up on a bike: Emigration Big Cottonwood Little Cottonwood Millcreek A: Little Cottonwood Canyon: 9.6 miles and 3300 vertical feet of suffering! March 4, 2008 Cameron Charles Slide 26

Category: Opamps Q: What is the slew rate of an opamp? A: The maximum rate at which the output voltage can change. March 4, 2008 Cameron Charles Slide 27

Category: Opamps Q: Which zeros are worse for stability: RHP or LHP, and why? A: RHP, since they reduce both the gain and the phase. March 4, 2008 Cameron Charles Slide 28

Category: Politics Q: Who is the current President of France? A: Nicolas Sarkozy. March 4, 2008 Cameron Charles Slide 29

Category: Opamps Q: Why do we include R C in our opamp compensation? A: To move the RHP zero into the LHP and increase the phase margin. March 4, 2008 Cameron Charles Slide 30

Category: Opamps Q: What are corner simulations, and when would you run them? A: Simulations to make sure that your design will work across all transistor speeds, run them when finalizing your design before fabrication. March 4, 2008 Cameron Charles Slide 31

Category: Personal Life Q: What is the best part of your day on Tuesdays and Thursdays? A: Attending Dr. Charles scintillating lectures. Q: What the heck does scintillating mean? A: to sparkle intellectually; brilliant and witty March 4, 2008 Cameron Charles Slide 32