TITLE MICROCIRCUIT, LINEAR, LC 2 MOS, QUAD SPST SWITCHES, MONOLITHIC SILICON REVISIONS LTR DESCRIPTION DATE APPROVED REV PAGE REV PAGE REV

Similar documents
DLA LAND AND MARITIME COLUMBUS, OHIO TITLE MICROCIRCUIT, DIGITAL, CMOS, ±% V/ +5V, 4 Ω, SINGLE SPDT SWITCH, MONOLITHIC SILICON REVISIONS

TITLE MICROCIRCUIT, DIGITAL, ADVANCED CMOS, 16- BIT BUS TRANSCEIVER WITH THREE-STATE OUTPUTS, TTL COMPATIBLE, MONOLITHIC SILICON REVISIONS

LTR DESCRIPTION DATE (YY-MM-DD) APPROVED. Update boilerplate paragraphs to current requirements. - PHN

TITLE MICROCIRCUIT, DIGITAL, MICROPROCESSOR VOLTAGE MONITORS WITH PROGRAMMABLE VOLTAGE DETECTION, MONOLITHIC SILICON REVISIONS

DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO TITLE MICROCIRCUIT, LINEAR, PRECISION PROGRAMMABLE REFERENCE, MONOLITHIC SILICON REVISIONS

TITLE MICROCIRCUIT, DIGITAL, ADVANCED CMOS, 16- BIT D-TYPE EDGE-TRIGGERED FLIP-FLOP WITH 3-STATE OUTPUTS, TTL COMPATIBLE, MONOLITHIC SILICON REVISIONS

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO TITLE MICROCIRCUIT, DIGITAL-LINEAR, 1 OHM, SPDT ANALOG SWITCH, MONOLITHIC SILICON REVISIONS

DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO TITLE MICROCIRCUIT, LINEAR, 17 V, 1.5 A SYNCHRONOUS STEP-DOWN CONVERTER, MONOLITHIC SILICON REVISIONS

DISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited.

REVISIONS LTR DESCRIPTION DATE APPROVED Thomas M. Hess. Update boilerplate to current MIL-PRF requirements. - PHN

DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO TITLE MICROCIRCUIT, DIGITAL, QUADRUPLE 2-INPUT EXCLUSIVE-OR GATE, MONOLITHIC SILICON REVISIONS

TITLE MICROCIRCUIT, DIGITAL, 200 MHz GENERAL PURPOSE CLOCK BUFFER, PCI-X COMPLIANT, MONOLITHIC SILICON REVISIONS LTR DESCRIPTION DATE APPROVED

DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO TITLE MICROCIRCUIT, DIGITAL, 3.3 V CAN TRANSCEIVERS, MONOLITHIC SILICON REVISIONS

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO

DLA LAND AND MARITIME COLUMBUS, OHIO

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO

DISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited.

DLA LAND AND MARITIME COLUMBUS, OHIO

DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO

DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO TITLE

REVISIONS LTR DESCRIPTION DATE APPROVED Thomas M. Hess. Update boilerplate paragraphs to current requirements. - PHN

DLA LAND AND MARITIME COLUMBUS, OHIO

DLA LAND AND MARITIME COLUMBUS, OHIO

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO

DLA LAND AND MARITIME COLUMBUS, OHIO

V62/03634 DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO TITLE

Correct lead finish for device 01 on last page. - CFS

DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO TITLE MICROCIRCUIT, DIGITAL, CMOS, GENERAL PURPOSE LINK LAYER CONTROLLER, MONOLITHIC SILICON

DLA LAND AND MARITIME COLUMBUS, OHIO

TITLE MICROCIRCUIT, LINEAR, 16-BIT, ISOLATED SIGMA-DELTA MODULATOR, MONOLITHIC SILICON REVISIONS LTR DESCRIPTION DATE APPROVED REV PAGE REV PAGE REV

DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO TITLE MICROCIRCUIT, DIGITAL, DIGITAL TRANSMITTER, MONOLITHIC SILICON REVISIONS

DISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited. DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO TITLE

Correct the maximum operating temperature range in section 1.1, 1.3 and phn. Update boilerplate to current MIL-PRF requirements.

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO

DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO

DLA LAND AND MARITIME COLUMBUS, OHIO

DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO TITLE

TITLE MICROCIRCUIT, LINEAR, V AUX POWER DISTRIBUTION SWITCH, MONOLITHIC SILICON REVISIONS LTR DESCRIPTION DATE APPROVED REV PAGE REV PAGE REV

DLA LAND AND MARITIME COLUMBUS, OHIO

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO TITLE MICROCIRCUIT, DIGITAL, HIGH SPEED ISOLATORS, MONOLITHIC SILICON REVISIONS

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO TITLE MICROCIRCUIT, DIGITAL, CONTROLLER AREA NETWORK (CAN) TRANSCEIVER, MONOLITHIC SILICON

DISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited.

DLA LAND AND MARITIME COLUMBUS, OHIO

DISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited.

A Add footnote to paragraphs and 6.3. Make changes to figure 1 and the dimensions table. - ro

DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO TITLE MICROCIRCUIT, LINEAR, SWITCH MODE LEAD ACID BATTERY CHARGER, MONOLITHIC SILICON

±15 V/12 V Quad SPST Switches ADG1311/ADG1312/ADG1313

TITLE MICROCIRCUIT, DIGITAL, PHASE DETECTOR/ FREQUENCY SYNTHESIZER, MONOLITHIC SILICON REVISIONS LTR DESCRIPTION DATE APPROVED

CMOS Low Voltage 2.5 Ω Dual SPDT Switch ADG736L

CMOS ±5 V/+5 V, 4 Ω Dual SPST Switches ADG621/ADG622/ADG623

DISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited.

LC 2 MOS Precision 5 V Quad SPST Switches ADG661/ADG662/ADG663

CMOS Low Voltage 2 Ω SPST Switches ADG701/ADG702

DISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited.

Quad SPDT Switch ADG333A

0.28 Ω CMOS 1.65 V to 3.6 V Single SPST Switches in SC70 ADG841/ADG842

CMOS 1.8 V to 5.5 V, 2.5 Ω 2:1 Mux/SPDT Switch in SOT-23 ADG719-EP

TITLE MICROCIRCUIT, LINEAR, DUAL, 16-BIT NANODAC+ WITH 4 ppm/ C REFERENCE, SPI INTERFACE, MONOLITHIC SILICON REVISIONS LTR DESCRIPTION DATE APPROVED

CMOS Low Voltage 2.5 Ω Dual SPDT Switch ADG736

Low Capacitance, Low Charge Injection, ±15 V/+12 V icmos SPST in SOT-23 ADG1201/ADG1202

Add device type 02. Update boilerplate to current revision. - CFS

CMOS 1.8 V to 5.5 V, 2.5 2:1 MUX/SPDT Switch in SC70 Package ADG749

Dual SPDT Switch ADG436

DEFENSE SUPPLY CENTER, COLUMBUS COLUMBUS, OHIO TITLE

LC2 MOS Precision 5 V/3 V Quad SPST Switches ADG511/ADG512/ADG513

Quad SPDT ±15 V/+12 V Switches ADG1334

3 V/5 V CMOS 0.5 Ω SPDT/2:1 Mux in SC70 ADG849

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO

DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO

CMOS, Low Voltage RF/Video, SPDT Switch ADG752

CMOS, Low Voltage, 4 Ω Dual SPST Switches in 3 mm 2 mm LFCSP ADG721/ADG722/ADG723

CMOS, Low Voltage RF/Video, SPST Switch ADG751

TITLE MICROCIRCUIT, LINEAR, DC MOTOR DRIVER IC, MONOLITHIC SILICON REVISIONS LTR DESCRIPTION DATE APPROVED REV PAGE REV PAGE REV REV STATUS OF PAGES

CMOS 3 V/5 V, Wide Bandwidth Quad 2:1 Mux in Chip Scale Package ADG784

DISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited.

REVISIONS LTR DESCRIPTION DATE APPROVED. Update boilerplate to current MIL-PRF requirements. - PHN Thomas M. Hess

Low Capacitance, Low Charge Injection, ±15 V/+12 V, icmos, SPST in SOT-23 ADG1201

V62/03626 REVISIONS LTR DESCRIPTION DATE APPROVED REV PAGE REV PAGE REV REV STATUS OF PAGES PAGE

LC 2 MOS Precision Mini-DIP Analog Switch ADG419

DLA LAND AND MARITIME COLUMBUS, OHIO

DISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited.

TITLE MICROCIRCUIT, DIGITAL, 16 BIT DUAL-SUPPLY BUS TRANSCEIVER WITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS, MONOLITHIC SILICON

DISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited.

0.35 Ω CMOS 1.65 V to 3.6 V Single SPDT Switch/2:1 MUX ADG839

0.5 Ω CMOS 1.65 V to 3.6 V Dual SPDT/2:1 MUX ADG836L

4 Ω RON, 4-/8-Channel ±15 V/+12 V/±5 V icmos Multiplexers ADG1408-EP/ADG1409-EP

LC 2 MOS 4-/8-Channel High Performance Analog Multiplexers ADG408/ADG409

TITLE MICROCIRCUIT, LINEAR, FAULT-PROTECTED RS-485 TRANSCEIVERS WITH EXTENDED COMMON-MODE RANGE, MONOLITHIC SILICON REVISIONS

CMOS 1.8 V to 5.5 V, 2.5 Ω 2:1 Mux/SPDT Switch in SOT-23 ADG719

DLA LAND AND MARITIME COLUMBUS, OHIO

Low Capacitance, Low Charge Injection, ±15 V/12 V icmos, Dual SPDT Switch ADG1236

0.58 Ω CMOS, 1.8 V to 5.5 V, Quad SPDT/2:1 Mux in Mini LFCSP ADG858

DLA LAND AND MARITIME COLUMBUS, OHIO

1.3 Ω CMOS, 1.8 V to 5.5 V Single SPDT Switch/2:1 MUX in SOT-66 Package ADG859

CMOS, 1.8 V to 5.5 V/±2.5 V, 3 Ω Low Voltage 4-/8-Channel Multiplexers ADG708/ADG709

0.5 Ω CMOS 1.65 V to 3.6 V Dual SPDT/2:1 Mux in Mini LFCSP Package ADG824

8-Channel Fault-Protected Analog Multiplexer ADG528F

0.5 Ω CMOS 1.65 V TO 3.6 V 4-Channel Multiplexer ADG804

1 Ω Typical On Resistance, ±5 V, +12 V, +5 V, and +3.3 V, 4:1 Multiplexer ADG1604

Transcription:

REIION LTR ECRIPTION TE PPROE Prepared in accordance with ME Y14.24 endor item drawing RE PGE RE PGE RE TTU OF PGE RE PGE 1 2 3 4 5 6 7 8 9 10 11 12 13 PMIC N/ PREPRE BY Phu H. Nguyen L LN N MRITIME 43218-3990 http://www.landandmaritime.dla.mil/ Original date of drawing YY MM CHECKE BY Phu H. Nguyen 12-11-08 PPROE BY Thomas M. Hess TITLE MICROCIRCUIT, LER, LC 2 MO, QU PT WITCHE, MONOLITHIC ILICON COE IENT. NO. 62/12638 RE PGE 1 OF 13 MC N/ 5962-023-13

1. COPE 1.1 cope. This drawing documents the general requirements of a high performance LC 2 MO, quad PT switches microcircuit, with an operating temperature range of -55 C to +125 C. 1.2 endor Item rawing dministrative Control Number. The manufacturer s P is the item of identification. The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation: 1.2.1 evice type(s). 62/12638-01 X E rawing evice type Case outline Lead finish number (ee 1.2.1) (ee 1.2.2) (ee 1.2.3) evice type Generic Circuit function 01 G201-EP LC 2 MO quad PT switches 1.2.2 Case outline(s). The case outlines are as specified herein. Outline letter Number of pins JEEC PUB 95 Package style X 16 JEEC M-012-C tandard mall Outline Package 1.2.3 Lead finishes. The lead finishes are as specified below or other lead finishes as provided by the device manufacturer: Finish designator B C E Z Material Hot solder dip Tin-lead plate Gold plate Palladium Gold flash palladium Other L LN N MRITIME 62/12638 RE PGE 2

1.3 bsolute maximum ratings. 1/ to... 44.0 to GN... 25.0 to GN... -25.0 nalog inputs... 0.3 to + 0.3 2/ igital inputs... 2 to + 2 or 20 m (whichever occurs first) 2/ Pulsed current, or... 70 m (pulsed at 1 ms, 10% duty cycle maximum) Continuous current, or... 30 m Operating temperature rang... -55 C to +125 C torage temperature range... -65 C to 150 C Power dissipation: Up to +75 C... 470 mw erates above +75 C by... 6 mw/ C Lead soldering: Reflow, Peak temperature... 26(+0/-5) C Time at Peak temperature... 20 sec to 40 sec 2. PPLICBLE OCUMENT JEEC OLI TTE TECHNOLOGY OCITION (JEEC) JEP95 Registered and tandard Outlines for emiconductor evices (Copies of these documents are available online at http:/www.jedec.org or from JEEC olid tate Technology ssociation, 3103 North 10th treet, uite 240, rlington, 22201.) 3. REQUIREMENT 3.1 Marking. Parts shall be permanently and legibly marked with the manufacturer s part number as shown in 6.3 herein and as follows:. Manufacturer s name, CGE code, or logo B. Pin 1 identifier C. E identification (optional) 3.2 Unit container. The unit container shall be marked with the manufacturer s part number and with items and C (if applicable) above. 3.3 Electrical characteristics. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3 and table I herein. 3.4 esign, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein. 1/ tresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. 2/ Over voltages at,, or are clamped by internal diodes. Current should be limited to the maximum ratings given. L LN N MRITIME 62/12638 RE PGE 3

3. REQUIREMENT 3.1 Marking. Parts shall be permanently and legibly marked with the manufacturer s part number as shown in 6.3 herein and as follows:. Manufacturer s name, CGE code, or logo B. Pin 1 identifier C. E identification (optional) 3.2 Unit container. The unit container shall be marked with the manufacturer s part number and with items and C (if applicable) above. 3.5 Electrical characteristics. The maximum and recommended operating conditions and electrical performance characteristics are as specified in 1.3, 1.4, and table I herein. 3.6 esign, construction, and physical dimension. The design, construction, and physical dimensions are as specified herein. 3.5 iagrams. 3.5.1 Case outline. The case outline shall be as shown in 1.2.2 and figure 1. 3.5.2 Terminal connections. The terminal connections shall be as shown in figure 2. 3.5.3 Terminal function. The terminal function shall be as shown in figure 3. 3.5.4 Truth table. The truth table shall be as shown in figure 4. 3.5.5 Functional block diagram. The functional block diagram shall be as shown in figure 5. 3.5.6 On resistance. The on resistance shall be as shown in figure 6. 3.5.7 Off leakage. The off leakage shall be as shown in figure 7. 3.5.8 On leakage. The on leakage shall be as shown in figure 8. 3.5.9 witching time. The switching time shall be as shown in figure 9. 3.5.10 Charge injection. The charge injection shall be as shown in figure 10. 3.5.11 Off isolation. The off isolation shall be as shown in figure 11. 3.5.12 Channel to channel crosstalk. The channel to channel crosstalk 12. L LN N MRITIME 62/12638 RE PGE 4

TBLE I. Electrical performance characteristics. 1/ Test ymbol Test conditions 2/ Limits 25 C -55 C to +125 Min Max Min Max UL UPPLY nalog switch nalog signal range ±15 ±15 On Resistance (RON) R ON -10 +10, I = 1 m; see FIGURE 6 60 TYP Ω 90 145 R ON vs ( ) 20 TYP % R ON rift 0.5 TYP %/ C R ON Match = 0, I = 1 m 5 TYP % Leakage currents ource off leakage I (Off) = ±14, = 14, ee FIGURE 7 ±0.5 TYP n ±2.0 ±100 rain off leakage I (Off) = ±14, = 14, ee FIGURE 7 ±0.5 TYP ±2.0 ±100 Channel on leakage I, I (On) = ±14, ee FIGURE 8 ±0.5 TYP ±2.0 ±200 igital inputs Input high voltage H 2.4 Input low voltage L 0.8 Input current I L, I H 1 µ ynamic characteristics t OPEN ee FIGURE 9 30 TYP ns t ON 3/ ee FIGURE 9 300 t OFF 3/ ee FIGURE 9 2650 Off isolation = 10 p-p, f = 100 khz, R L = 75 Ω, 80 TYP db ee FIGURE 11 Channel to channel crosstalk ee FIGURE 12 80 TYP db C (Off) 5 TYP pf C (Off) 5 TYP C, C (On) 16 TYP C igital input capacitance 5 TYP Q J Charge injection R = 0 Ω, C L = 1000 pf, = 0 ee FIGURE 10 20 TYP pc Unit ee footnote at end of table. L LN N MRITIME 62/12638 RE PGE 5

TBLE I. Electrical performance characteristics - Continued. 1/ Test ymbol Test conditions 2/ Limits 25 C -55 C to +125 Min Max Min Max UL UPPLY Continued. Power supply I igital inputs = L or H 0.6 TYP 2 m I 0.1 TYP 0.2 Power dissipation 33 mw 1/ Testing and other quality control techniques are used to the extent deemed necessary to assure product performance over the specified temperature range. Product may not necessarily be tested across the full temperature range and all parameters may not necessarily be tested. In the absence of specific parametric testing, product performance is assured by characterization and/or design. 2/ = 15 ±10%, = - 15 ±10%, GN = 0. ll specifications -55 C to +125, unless otherwise noted. 3/ ample tested at 25 C to ensure compliance. Unit L LN N MRITIME 62/12638 RE PGE 6

Case X e b 16 9 0-8 1 8 E E1 L ETIL EE ETIL 1 ETG PLNE c imensions ymbol Millimeters Inches ymbol Millimeters Inches Min Max Min Max Min Max Min Max 1.35 1.75.053.069 E 3.80 4.00.150.157 1 0.10 0.25.004.010 E1 5.80 6.20.228.244 b 0.31 0.51.012.020 e 1.27 BC.050 BC c 0.17 0.25.007.010 L 0.40 1.27.016.050 9.80 10.00.386.394 NOTE: 1. Controlling dimensions are in millimeters; inch dimensions are rounded-off millimeter equivalents for reference only and are not appropriate for use in design. 2. Falls within JEEC M-012-C. FIGURE 1. Case outline. L LN N MRITIME 62/12638 RE PGE 7

Case outline X Terminal Terminal symbol number 1 1 16 2 2 1 15 2 3 1 14 2 Terminal number Terminal symbol 4 13 5 GN 12 NC 6 4 11 3 7 4 10 3 8 4 9 3 NC = No Connect FIGURE 2. Terminal connections. Case outline X Terminal escription Number Mnemonic 1 1 Logic control input. 2 1 rain terminal. Can be an input or output. 3 1 ource terminal. Can be an input or output. 4 Most negative power supply. This pin is used in dual supply applications only and should be tied to ground in single supply applications. 5 GN Ground (0 ) reference. 6 4 ource terminal. Can be an input or output. 7 4 rain terminal. Can be an input or output. 8 4 Logic control input. 9 3 Logic control input. 10 3 rain terminal. Can be an input or output. 11 3 ource terminal. Can be an input or output. 12 NC No connect. Not internally connected. 13 Most positive power supply. 14 2 ource terminal. Can be an input or output. 15 2 rain terminal. Can be an input or output. 16 2 Logic control input. FIGURE 3. Terminal function. L LN N MRITIME 62/12638 RE PGE 8

Input x witch condition 0 On 1 Off FIGURE 4. Truth table 1 1 1 2 2 2 3 3 3 4 4 4 FIGURE 5. Functional block diagram. I 1 R ON =1/I FIGURE 6. On resistance. L LN N MRITIME 62/12638 RE PGE 9

I (OFF) I (OFF) FIGURE 7. Off leakage. I (ON) NC FIGURE 8. On leakage. +15 3 O 50% 2 330 14 pf 90% O GN t ON t OFF -15 FIGURE 9. witching time. L LN N MRITIME 62/12638 RE PGE 10

+15 5 R + C1 1 F - O O O GN Q J =C L x O -15 FIGURE 10. Charge injection. +15 O R L 75 GN = 5-15 OFF IOLTION= 20 x LOG( / O ) FIGURE 11. Off isolation. L LN N MRITIME 62/12638 RE PGE 11

+15 75 O NC R L 75 GN CHNNEL-TO-CHNNEL CROTLK= = 0-15 20 x LOG( / O ) FIGURE 12. Channel to channel crosstalk. L LN N MRITIME 62/12638 RE PGE 12

4. ERIFICTION 4.1 Product assurance requirements. The manufacturer is responsible for performing all inspection and test requirements as indicated in their internal documentation. uch procedures should include proper handling of electrostatic sensitive devices, classification, packaging, and labeling of moisture sensitive devices, as applicable. 5. PREPRTION FOR ELIERY 5.1 Packaging. Preservation, packaging, labeling, and marking shall be in accordance with the manufacturer s standard commercial practices for electrostatic discharge sensitive devices. 6. NOTE 6.1 E. evices are electrostatic discharge sensitive and are classified as E class 1 minimum. 6.2 Configuration control. The data contained herein is based on the salient characteristics of the device manufacturer s data book. The device manufacturer reserves the right to make changes without notice. This drawing will be modified as changes are provided. 6.3 uggested source(s) of supply. Identification of the suggested source(s) of supply herein is not to be construed as a guarantee of present or continued availability as a source of supply for the item. L Land and Maritime maintains an online database of all current sources of supply at http://www.landandmaritime.dla.mil/programs/mcr/. endor item drawing administrative control number 1/ evice manufacturer CGE code endor part number 62/12638-01XE 24355 G201RZ-EP-RL7 1/ The vendor item drawing establishes an administrative control number for identifying the item on the engineering documentation. CGE code ource of supply 24355 nalog evices 1 Technology Way P.O. Box 9106 Norwood, M 02062-9106 L LN N MRITIME 62/12638 RE PGE 13