Design Of Multirate Linear Phase Decimation Filters For Oversampling Adcs

Similar documents
Low-Power Implementation of a Fifth-Order Comb Decimation Filter for Multi-Standard Transceiver Applications

An Overview of the Decimation process and its VLSI implementation

Multistage Implementation of 64x Interpolator

VLSI Implementation of Cascaded Integrator Comb Filters for DSP Applications

DECIMATION FILTER FOR MULTISTANDARD WIRELESS RECEIVER SHEETAL S.SHENDE

Design of a Decimator Filter for Novel Sigma-Delta Modulator

On-Chip Implementation of Cascaded Integrated Comb filters (CIC) for DSP applications

Implementation of CIC filter for DUC/DDC

Implementation of Decimation Filter for Hearing Aid Application

Multirate DSP, part 1: Upsampling and downsampling

Fully synthesised decimation filter for delta-sigma A/D converters

Application of Hardware Efficient CIC Compensation Filter in Narrow Band Filtering

Exploring Decimation Filters

Convention Paper 8648

Multirate Digital Signal Processing

ECE 627 Project: Design of a High-Speed Delta-Sigma A/D Converter

Comparison of Different Techniques to Design an Efficient FIR Digital Filter

Optimized Design of IIR Poly-phase Multirate Filter for Wireless Communication System

FPGA Based Hardware Efficient Digital Decimation Filter for - ADC

Channelization and Frequency Tuning using FPGA for UMTS Baseband Application

Continuously Variable Bandwidth Sharp FIR Filters with Low Complexity

Chapter 2: Digitization of Sound

Design and Implementation of Efficient FIR Filter Structures using Xilinx System Generator

Low-Power Decimation Filter Design for Multi-Standard Transceiver Applications

ECE 6560 Multirate Signal Processing Chapter 11

VLSI Implementation of Digital Down Converter (DDC)

Design of Digital Filter and Filter Bank using IFIR

Optimal Sharpening of CIC Filters and An Efficient Implementation Through Saramäki-Ritoniemi Decimation Filter Structure (Extended Version)

ALMA Memo No. 579 Revised version of September 20, The new 3-stage, low dissipation digital filter of the ALMA Correlator

Interpolation by a Prime Factor other than 2 in Low- Voltage Low-Power DAC

Interpolation Filters for the GNURadio+USRP2 Platform

Design of an Embedded System for Early Detection of Earthquake

Noise removal example. Today s topic. Digital Signal Processing. Lecture 3. Application Specific Integrated Circuits for

The Case for Oversampling

Time- interleaved sigma- delta modulator using output prediction scheme

Sine and Cosine Compensators for CIC Filter Suitable for Software Defined Radio

Optimal Design RRC Pulse Shape Polyphase FIR Decimation Filter for Multi-Standard Wireless Transceivers

Quantized Coefficient F.I.R. Filter for the Design of Filter Bank

Keywords: CIC Filter, Field Programmable Gate Array (FPGA), Decimator, Interpolator, Modelsim and Chipscope.

Multirate DSP, part 3: ADC oversampling

Oversampling Data Converters Tuesday, March 15th, 9:15 11:40

Advanced AD/DA converters. ΔΣ DACs. Overview. Motivations. System overview. Why ΔΣ DACs

Interpolated Lowpass FIR Filters

On the Most Efficient M-Path Recursive Filter Structures and User Friendly Algorithms To Compute Their Coefficients

Design Low Noise Digital Decimation Filter For Sigma-Delta-ADC

Summary Last Lecture

Third order CMOS decimator design for sigma delta modulators

DSP-BASED FM STEREO GENERATOR FOR DIGITAL STUDIO -TO - TRANSMITTER LINK

VHDL-AMS Model for Switched Resistor Modulator

MASH 2-1 MULTI-BIT SIGMA-DELTA MODULATOR FOR WLAN L 2 ( ) ( ) 1( 1 1 1

Design of Cost Effective Custom Filter

Choosing the Best ADC Architecture for Your Application Part 4:

Design of Continuous Time Multibit Sigma Delta ADC for Next Generation Wireless Applications

ELT Receiver Architectures and Signal Processing Exam Requirements and Model Questions 2018

VLSI DESIGN OF ADVANCED DIGITAL FILTERS

EE247 Lecture 26. EE247 Lecture 26

A 102-dB-SNR mixed CT/DT ADC with capacitor digital self-calibration for RC spread compensation

Combining Multipath and Single-Path Time-Interleaved Delta-Sigma Modulators Ahmed Gharbiya and David A. Johns

PLC2 FPGA Days Software Defined Radio

ECE 6560 Multirate Signal Processing Chapter 13

An Efficient and Flexible Structure for Decimation and Sample Rate Adaptation in Software Radio Receivers

BandPass Sigma-Delta Modulator for wideband IF signals

LOW SAMPLING RATE OPERATION FOR BURR-BROWN

BANDPASS delta sigma ( ) modulators are used to digitize

CHAPTER 4 DESIGN OF DIGITAL DOWN CONVERTER AND SAMPLE RATE CONVERTER FOR DIGITAL FRONT- END OF SDR

Copyright S. K. Mitra

Analysis and Implementation of a Digital Converter for a WiMAX System

List and Description of MATLAB Script Files. add_2(n1,n2,b), n1 and n2 are data samples to be added with b bits of precision.

ISSN: International Journal Of Core Engineering & Management (IJCEM) Volume 3, Issue 4, July 2016

A programmable CMOS decimator for sigma-delta analog-to-digital converter and charge pump circuits

Symbol Timing Recovery Using Oversampling Techniques

Lecture 3 Review of Signals and Systems: Part 2. EE4900/EE6720 Digital Communications

ECE438 - Laboratory 7a: Digital Filter Design (Week 1) By Prof. Charles Bouman and Prof. Mireille Boutin Fall 2015

Digital Filters IIR (& Their Corresponding Analog Filters) Week Date Lecture Title

Part One. Efficient Digital Filters COPYRIGHTED MATERIAL

Presented at the 108th Convention 2000 February Paris, France

FPGA Based 70MHz Digital Receiver for RADAR Applications

MULTIRATE DIGITAL SIGNAL PROCESSING

System on a Chip. Prof. Dr. Michael Kraft

Receiver Architectures - Part 2. Increasing the role of DSP in receiver front-ends

Band- Pass ΣΔ Architectures with Single and Two Parallel Paths

Lecture 10, ANIK. Data converters 2

Proceedings of the 5th WSEAS Int. Conf. on SIGNAL, SPEECH and IMAGE PROCESSING, Corfu, Greece, August 17-19, 2005 (pp17-21)

Design And Simulation Of First Order Sigma Delta ADC In 0.13um CMOS Technology Jaydip H. Chaudhari PG Student L. C. Institute of Technology, Bhandu

ELT Receiver Architectures and Signal Processing Fall Mandatory homework exercises

Low Power Decimator Design Using Bit-Serial Architecture for Biomedical Applications

The Research and Design of An Interpolation Filter Used in an Audio DAC

Performance Analysis of FIR Filter Design Using Reconfigurable Mac Unit

MULTIRATE IIR LINEAR DIGITAL FILTER DESIGN FOR POWER SYSTEM SUBSTATION

Tirupur, Tamilnadu, India 1 2

Design of FIR Filters

Time-skew error correction in two-channel time-interleaved ADCs based on a two-rate approach and polynomial impulse responses

Analog-to-Digital Converters

Estimation of filter order for prescribed, reduced group delay FIR filter design

Digital Signal Processing

EE247 Lecture 24. EE247 Lecture 24

Oversampling D/A Converter Design for Improved Signal to Quantization Noise Ratio

AN EFFICIENT MULTI RESOLUTION FILTER BANK BASED ON DA BASED MULTIPLICATION

Performance Improvement of Delta Sigma Modulator for Wide-Band Continuous-Time Applications

Multiple Constant Multiplication for Digit-Serial Implementation of Low Power FIR Filters

Transcription:

Design Of Multirate Linear Phase Decimation Filters For Oversampling Adcs Phanendrababu H, ArvindChoubey Abstract:This brief presents the design of a audio pass band decimation filter for Delta-Sigma analog-to-digital converters. The contribution of this work is the implementation of a multi-rate system of Finite Impulse Response (FIR) decimation filters of linear phase supporting decimation ratios of 32 to 128. A three-stage decimation filter with down-sampling factor of 128 is developed. A fourth-order CIC (Cascaded Integrator-Comb) filter which reduces the sampling rate by 32 is implemented non-recursively using cascaded form of realization in first stage. Two half band filters follow the CIC filter each reducing the sampling rate by two. The resulting filters features less pass band droop and higher folding-band attenuation than traditional filters. The system level analysis of the design is done on MATLAB and comparisons with other works in literature are provided. Index Terms Cascaded integrator comb, decimation, finite impulse response filters, multi-rate, linear phase, Delta-Sigma ADC Minimum 1. INTRODUCTION This considers the design of Decimation filters for oversampling rate applications like Delta-Sigma ( ) analogdigital converters (ADC) with high-speed, high stop band attenuation and less complex hardware [1]. In order to meet the performance requirements of ADCs, the decimation filter is implemented as a cascade of several multi rate, linearphase stages. Accordingly, the ratio of the input rate to the width of the transition band is dramatically reduced for each of the individual stages. This implies a significant reduction in the overall hardware complexness as compared to a general single-stage design [2], [3]. The decimation filter has two major functioning: low-pass filtering and down-sampling [4], finally converts the low resolution high bit-rate data to high resolution low-frequency data. There are two major requirements for the frequency response of a decimation filter used in ADC. The first one is to attenuate out-of-band signals as well as reducing the modulator quantization noise sufficiently to meet the overall ADC performance objectives. The second one is passing the in-band signal without any attenuation. The cascaded integrated comb (CIC) filter is the most widely preferred and adopted approach as the first stage of Multi stage design due to its simplicity, which requires no multiplication and coefficient storage. The transfer function ofkth order CIC filter can be expressed in either a recursive form, or a non-recursive form as written in Equations (1) and Equations (2) respectively: Phanendrababu H, PG scholar, National Institute of Technology, Jamshedpur, India. phaniharimanikyam@gmail.com ArvindChoubey, Professor & Head of ECE Dept., National Institute of Technology, Jamshedpur, India. achoubey.ece@nitjsr.ac.in H 11z () z M 1 z M Recursive 1 M 1 1 H NonRecursive () z z M n0 K (1) K n (2) Where M is the decimation factor and K is the numbers cascaded SINC stages. Even though a comb filter is computationally effective, its magnitude response exhibits a high pass band droop in the frequency range [0, ωc], ωc = π /D = π /(M. ρ), (3) Where D = M. ρ is the total decimation factor and ρ is the residual decimation factor of the further stages in the multistage architecture. Moreover, comb filters have a low attenuation in the folding bands Wi, 2i 2i Wi c, c M M for i = 1, 2,.., M/2 In most existing implementations for audio applications, the filters have been implemented using several FIR filter stages, where the first stage is normally a cascade of comb filters. Efficient realisation of the recursive comb filter proposed by Hogenauer [4] is the cascaded-integrator-comb (CIC) filter, which consists of two main sections: an integrator and a comb, separated by a down-sampler. Various methods have modelled the power consumption of the recursive and nonrecursive structures [5-6] in Eq. (1) and (2). The extended previous models for the estimation of power and complexity of recursive and non-recursive comb filters providing a guideline of the power and implementation complexity by taking into account different factors [7]. This paper is organized as follows: Description of two stage Decimation filter architecture is presented in Section 2. The Implemented structure is given in Section 3. Finally, section 4 and 5 provides discussion of results and conclusions respectively. (4) 210

2. TWO STAGE DECIMATION FILTER The advantage of a multi-stage decimation filter is that a sharp low-pass filter must be realized only at the last stage. In addition, the follow-on FIR filters operate at reduced clock rates minimizing power consumption in high-speed hardware applications. The simplest architecture of the decimation filter is the CIC filter followed by another FIR filter. A linear-phase two-stage decimate-by-128 filter with identical architecture was developed in [2]. The system diagram of such a filter is depicted in Fig. 1. CIC filters are an excellent choice for the first stage of decimation due to their simple implementation; however, additional care must be taken in the design stage to limit their order. Implementing a high-order CIC filter combined with the large decimation factor requires a high intermediate word length. Since CIC filters operate at the highest frequency, their power consumption is accordingly increased considerably. Consequently, it is preferred to design a loworder CIC filter to save power, by using fewer bits in higher frequencies. Decimation filters reported in [2], [8] and [9] employ high order CIC filters which are generally undesirable. The Frequency response of M-times averaging CIC filter includes succeeding zeros at fs/m intervals. After M-times down-sampling, these zeros fold back over zero frequency. Any signal in the band Wi, get aliased in the desired pass band. The attenuation offered by the CIC filter in these intervals should be ideally infinity that is gain should be zero; these intervals are denoted as null intervals or folding bands, because after the Down Sampling by a factor of M, only the spectrum in the null intervals folds inside the desired signal bandwidth. The remaining stop band intervals are called as free intervals. The following stages of CIC filter takes care of attenuating these folding bands further. In practical applications, only the frequency response of the first stage of the decimation filter can be relaxed. Fig.1. System diagram of a two- stage decimation filter Examining the overall frequency response of a multi-stage filter is a major challenge and additional care must be taken at design time. For example, one should filter and then downsample rather than down-sampling and then filtering [10]. A multi-rate filter and its equivalent single-rate filter is shown in Fig. 2. Fig. 3. Direct Recursive form Implementation of order four CIC filter Hogenauer Implementation To efficiently perform the decimation a two-stage decimation filter was used in [2] and [9]. A multi stage comb filter was developed using Hogenauer architecture [4] in which the actual transfer function is implemented in two steps. In step one, accumulation operations are performed and then signal is down sampled by factor M before doing the Subtractions, as depicted in Fig. 3. The disadvantage with the Hogenauer architecture is the first stage accumulators works at very high oversampling rate which is power consuming. A bit-serial finite impulse response (FIR) filter was used for the second stage which decimates the signal further by factor ρ. In the decimation filter design the last stage must be a sharp lowpass filter for which the order of the filter need is very high. The next session discusses the actual implementation in which two half band filter stages are used following the cascaded FIR implementation of CIC filter. 3. THREE STAGE DECIMATION FILTER For this design, a linear phase, decimation by 128 filter was developed with minimum stop band attenuation of -50dB to the maximum attenuation above -150 db and less than.0003 db pass band ripple. The pass band is specified from DC to 21.6 khz, and the transition band from 21.6 khz to 29.36 khz. The implemented architecture shown in Fig. 4 has two interesting features. Firstly, all the stages are implemented nonrecursively hence the linear phase response is ensured. Secondly two half band filter stages, each decimating by factor two are used following the CIC filter, which reduces the hardware and power and hence simplifies the design. Fig. 4. Architecture of implemented decimation filter 3.1. Stage-1 CIC filter Design Generally, the mostly preferred CIC filter as a first stage of multistage decimation filter design has to work at oversampling rate and perform the majority of Decimation. In this design, a 4th order comb filter is designed to perform the decimation by 32. The transfer function H (z) of this comb filter is Fig. 2. Block diagram of a multi-stage multi-rate decimation filter Block diagram of its single rate equivalent 11z H() z 32 1 z 32 1 4 (5) In many of the earlier works CIC filter stage was implemented 211

using Hogenauer structure, which resembles an FIR stage followed by IIR stage. To ensure the stability the minimum word length needed at the output of the first stage is (bin+log232), where bin is the number of bits at the input of the decimation filter. The major demerit of the Hogenauer structure is that the IIR filter stage, which performs accumulation, is operated at oversampling frequency and hence drastically consumes the power. To decrease the power consumption, the comb filter is designed multistage, cascaded FIR filters, each stage performing decimation by a factor two as in [9]. From [9] the equation of the transfer function of the structure is 32 log 1 1 H( z) 1z 32 i 0 4 2 1 (6) Fig. 5. CIC filter implementation as cascaded FIR decimating by 2 The structure is illustrated in Fig. 5. In this architecture, the comb filter is accomplished by cascading log232 = 5 similar FIR filters (1+z-1)4, each decimating by 2. This way of designing CIC filter has the merit of avoided instability and the word length of the each stage i limited (bin + 4 * i) bits. The magnitude response of the 4th order cascaded FIR comb filter is shown in Fig. 6.The cascaded FIR comb filter also results in a small amount of in-band droop that must be compensated in the end stages. 3.2. Two Half-Band Filter Stages The used fourth- order CIC filter reduces the sampling rate by a factor 32. The remaining sampling rate reduction to the Nyquist output rate of 48 khz is achieved efficiently with two cascaded half-band filters. In the two half-band filters all, but one of the odd coefficients are zero, thereby reducing the computational complexity by nearly 50% as compared to general direct-form filters architecture in [9]. This reduction, coupled with the symmetric property of the filter impulse response, allows it to be specified by number of coefficients equal to only one fourth of the order of the filter. These halfband filters also compensate droop in the pass band of CIC stage to some extent. Fig. 6. The frequency response of CIC filter The combined frequency response of the Half-Band filters The first half-band filter is chosen to have a wide transition band. A tenth order half-band filter that has a stop band attenuation of 60 db is chosen. This filter operates with the clock frequency of 192 khz. The aliasing band lies in the region 72 khz to 96 khz. The second half band filter is the most stringent one as the means of meeting the requirements on magnitude response, which is reflected in its considerably increased order compared to the other stages. The second half-band filter provides the final filtering before the signal is down sampled to its Nyquist rate (48 khz). The filter is designed to have a narrow transition band and a stop band attenuation of 50 db. A fiftieth order filter is chosen. This filter operates with the clock frequency of 96 khz. The aliasing band lies in the region 24 khz to 48 khz. 212

TABLE 1 ATTENUATION OFFERED BY DIFFERENT STAGES OF DECIMATION FILTER CIC filter Half Band Filter Stage1 Half Band Filter Stage2-45 db -50 db -62 The combined frequency response of the first and the second half-band filters are shown in Fig. 6. The magnitude of the frequency response of the overall filter is shown in Fig.7, which depicts the minimum attenuation in the first folding band is -60dB and attenuations below -140dB in farther folding bands of Stop band. The attenuations offered by the individual stages are given in Table1. This approach also permits the realization of decimation factors D= 32, 64 and achieved 16 bit resolution with Signal-to-Quantization noise ratio 108dB. TABLE 2 ORDERS OF DIFFERENT STAGES OF DECIMATION FILTER FIR filter Half BandFilters Filter CIC filter Stage [9] 4 55 Not used Proposed 4 Not used 10 50 TABLE 3 MINIMUM ATTENUATIONS OFFERED BY DIFFERENT STAGES OF DECIMATION FILTER Filter CIC filter FIR filter Stage [9] -45dB -45 db Propose d -45dB -62 db 5. CONCLUSION In this work, betterments in the choice of decimation stages after CIC filter stage are provided by using Half-band filters. The entire analysis of the design was performed at a system level using Matlab. The use of multi- stage architecture comprising of CIC and half-band filters has reduced the number of arithmetic computations and order requirements of the individual half-band filter stages. The implemented design also achieved improvement in attenuation of folding bands compared to previous published work [9]. The further improvement in the performance can be achieved by using effective droop compensation filter stage. Fig. 7. The overall frequency response of the decimation filter 4. SIMULATED RESULTS AND COMPARISON The proposed decimation filter has been designed and compared with the results of Decimation filter proposed in [9]. The design improvement is obtained by using two stages of Half-band filters each or order 10 and 50 respectively instead of using a single 55th order FIR filter down sampling by factor The use of Half-band filters simplifies the hardware requirement in the form of Multipliers needed. Results of orders of the filters are included in Table1. The attenuation offered by the two half-band filters in the folding bands is much higher than Singles Stage FIR filter in afore mentioned one. The comparison of attenuations offered is given in Table2.The decimation filter here implemented is providing the SNR of 108 db which can achieve 16 bits of accuracy. The implemented architecture of decimation filter simplified the hardware with better stop band performance. REFERENCES [1]. R. Jiang, and T. S. Fiez, "A 14-bit AL ADC with 8x OSR and 4-MHz conversion bandwidth in a 0.18-tm CMOS process," IEEE J. Solid-State Circ., vol. 39, no. 1, pp. 63-74, Jan. 2004. [2]. I. Fujimori, K. Koyama, D. Trager, F. Tam, and L. Longo, "A 5-V single-chip delta-sigma audio A/D converter with 111 db dynamic range," IEEE J. Solid-State Circ., vol. 32, no. 3, pp. 329-336, March 1997. [3]. Brian P. Brandt, and Bruce A. Wooley, "A low-power, areaefficient digital filter for decimation and interpolation," IEEE J. Solid-State Circ., vol. 29, no. 6, pp. 679-687, June 1994. [4]. E. Hogenauer, An Economical Class of Digital Filters for Decimation and Interpolation, IEEE Transactions Acoustic, Speech and Signal Processing,vol.ASSP-29, Apr.1981, pp.155-162. [5]. Y. Gao et al., A Comparison Design of Comb Decimators for Sigma-Delta Analog-to Digital Converters, Analog Integrated Circuits and Signal Processing,No.22, 1999, pp.51-60. [6]. H. Aboushady at al., Efficient Polyphase Decomposition of Comb Decimation Filters in Sigma Delta Analog-to Digital Converters, IEEE Trans. On Circuits and Systems II, vol.48, No10, 2001, pp.898-905. 213

[7]. M. Abbas, O. Gustafsson, and L. Wanhammar, Power Estimation of Recursive and Non-Recursive CIC Filters Implemented in Deep-Submicron Technology, Proc. IEEE Conference ICGCS 2010,Shangai, China, June 2010, pp.221-225. [8]. T. Ritoniemi, et al, "A stereo audio sigma-delta ADconverter," IEEE J. Solid-State Circ., vol. 29, no. 12, pp. 1514-1523, Dec. 1994. [9]. Li Hongqin Digital Decimation Filter Design and Simulation for Delta- Sigma ADC with High Performance, Proc. IEEE Conference ICASIC 2007, Shangai, July 2007, pp. 922 925. [10]. SH. Chu, and C. S. Burrus, "Multirate filter designs using comb filters," IEEE Trans. Circuits Syts., vol. CAS-3 1, no. 11, pp. 913-924, Nov. 19. 214