THIN FILM TRANSISTORS AND THIN FILM TRANSISTOR CIRCUITS

Similar documents
Semiconductor Physics and Devices

Transistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell Labratories. In 1961, first IC was introduced.

Prof. Paolo Colantonio a.a

DEVELOPMENT AND PRODUCTION OF HYBRID CIRCUITS FOR MICROWAVE RADIO LINKS

TOWARDS A MORE THOROUGH PASTE SPECIFICATION

Organic Electronics. Information: Information: 0331a/ 0442/

Depletion-mode operation ( 공핍형 ): Using an input gate voltage to effectively decrease the channel size of an FET

CONVERTERS FOR GIGABIT RATES

Three Terminal Devices

MOSFET & IC Basics - GATE Problems (Part - I)

UNIT-1 Bipolar Junction Transistors. Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press

In this lecture we will begin a new topic namely the Metal-Oxide-Semiconductor Field Effect Transistor.

EE70 - Intro. Electronics

HYBRIDS IN TELECOMMUNICATIONS

THICK FILM FAIL-SAFE RESISTORS

Design cycle for MEMS

AN ELECTRET-BASED PRESSURE SENSITIVE MOS TRANSISTOR

MEASUREMENT AND INSTRUMENTATION STUDY NOTES UNIT-I

Analogue Electronics

Semiconductor Physics and Devices

Lecture 16: MOS Transistor models: Linear models, SPICE models. Context. In the last lecture, we discussed the MOS transistor, and

Field Effect Transistors

Field Effect Transistors (FET s) University of Connecticut 136

THICK-FILM LASER TRIMMING PRINCIPLES, TECHNIQUES

Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism;

EE 5611 Introduction to Microelectronic Technologies Fall Thursday, September 04, 2014 Lecture 02

Research Article High Efficiency Driver for AMOLED with Compensation

Design Simulation and Analysis of NMOS Characteristics for Varying Oxide Thickness

Lecture Integrated circuits era

AND DIFFERENTIATOR DIGITALLY PROGRAMMABLE INTEGRATOR

INTRODUCTION TO MOS TECHNOLOGY

DEVELOPMENT OF SUBSTRATE CARRIER SYSTEM

Unit III FET and its Applications. 2 Marks Questions and Answers

Analytic 1-V Model for Single-Electron Transistors

SRM INSTITUTE OF SCIENCE AND TECHNOLOGY (DEEMED UNIVERSITY)

Research Article A Parallel-Strip Balun for Wideband Frequency Doubler

TECHNO INDIA BATANAGAR (DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING) QUESTION BANK- 2018

8. Characteristics of Field Effect Transistor (MOSFET)

LOW FREQUENCY NOISE IN TANTALUM CAPACITORS

UNIT-VI FIELD EFFECT TRANSISTOR. 1. Explain about the Field Effect Transistor and also mention types of FET s.

COLLECTOR DRAIN BASE GATE EMITTER. Applying a voltage to the Gate connection allows current to flow between the Drain and Source connections.

MOS Field-Effect Transistors (MOSFETs)

ECE 340 Lecture 40 : MOSFET I

55:041 Electronic Circuits

CURRENT-CONTROLLED SAWTOOTH GENERATOR

ECE 340 Lecture 37 : Metal- Insulator-Semiconductor FET Class Outline:

l nneling of Charge CHRISTOPH WASSHUBER and HANS KOSINA 2. THE SIMULATED STRUCTURE

Integrated Circuits: FABRICATION & CHARACTERISTICS - 4. Riju C Issac

Department of Electrical Engineering IIT Madras

Lecture 15. Lecture 15

Lecture-45. MOS Field-Effect-Transistors Threshold voltage

55:041 Electronic Circuits

NOVEL TWO-DIMENSIONAL (2-D) DEFECTED GROUND ARRAY FOR PLANAR CIRCUITS

Supporting Information

SUB TEN MICRON CHANNEL DEVICES ACHIEVED BY VERTICAL ORGANIC THIN FILM TRANSISTOR

INTRODUCTION: Basic operating principle of a MOSFET:

Session 3: Solid State Devices. Silicon on Insulator

FET. Field Effect Transistors ELEKTRONIKA KONTROL. Eka Maulana, ST, MT, M.Eng. Universitas Brawijaya. p + S n n-channel. Gate. Basic structure.

MOSFET Terminals. The voltage applied to the GATE terminal determines whether current can flow between the SOURCE & DRAIN terminals.

UNIT 3: FIELD EFFECT TRANSISTORS

Solid State Devices- Part- II. Module- IV

按一下以編輯母片標題樣式. Novel Small-Dimension Poly-Si TFTs with Improved Driving Current and Suppressed Short Channel Effects. Hsiao-Wen Zan and Chun-Yen Chang

FIELD EFFECT TRANSISTORS MADE BY : GROUP (13)/PM

Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati

Integrated diodes. The forward voltage drop only slightly depends on the forward current. ELEKTRONIKOS ĮTAISAI

Module-3: Metal Oxide Semiconductor (MOS) & Emitter coupled logic (ECL) families

Experiment 3. 3 MOSFET Drain Current Modeling. 3.1 Summary. 3.2 Theory. ELEC 3908 Experiment 3 Student#:

BJT Amplifier. Superposition principle (linear amplifier)

V A ( ) 2 = A. For Vbe = 0.4V: Ic = 7.34 * 10-8 A. For Vbe = 0.5V: Ic = 3.49 * 10-6 A. For Vbe = 0.6V: Ic = 1.

THICK FILM THERMAL PRINT HEADS

EC6202-ELECTRONIC DEVICES AND CIRCUITS YEAR/SEM: II/III UNIT 1 TWO MARKS. 1. Define diffusion current.

Chapter 3: Basics Semiconductor Devices and Processing 2006/9/27 1. Topics

FIELD EFFECT TRANSISTOR (FET) 1. JUNCTION FIELD EFFECT TRANSISTOR (JFET)

Characterization of SOI MOSFETs by means of charge-pumping

3D SOI elements for System-on-Chip applications

Research Article Theoretical and Experimental Results of Substrate Effects on Microstrip Power Divider Designs

Lecture 4. MOS transistor theory

Solid State Device Fundamentals

PARAMETERS THAT INFLUENCE THE ULTRASONIC BOND QUALITY

Semiconductor Memory: DRAM and SRAM. Department of Electrical and Computer Engineering, National University of Singapore

PROGRAMMABLE CURRENT-CONVEYOR-BASED OSCILLATOR EMPLOYING GROUNDED

LSI ON GLASS SUBSTRATES

Research Article Preparation and Properties of Segmented Quasi-Dynamic Display Device

Direct calculation of metal oxide semiconductor field effect transistor high frequency noise parameters

DIGITALLY PROGRAMMABLE PARTIALLY ACTIVE-R SINUSOIDAL OSCILLATORS

ECSE-6300 IC Fabrication Laboratory Lecture 9 MOSFETs. Lecture Outline

Charge-Based Continuous Equations for the Transconductance and Output Conductance of Graded-Channel SOI MOSFET s

MOSFET short channel effects

Fundamentals of Power Semiconductor Devices

AE53/AC53/AT53/AE103 ELECT. DEVICES & CIRCUITS DEC 2015

Gechstudentszone.wordpress.com

Transistor Characteristics

value of W max for the device. The at band voltage is -0.9 V. Problem 5: An Al-gate n-channel MOS capacitor has a doping of N a = cm ;3. The oxi

EE 330 Laboratory 7 MOSFET Device Experimental Characterization and Basic Applications Spring 2017

Fabrication and Characterization of Pseudo-MOSFETs

EE301 Electronics I , Fall

IMPROVED CURRENT MIRROR OUTPUT PERFORMANCE BY USING GRADED-CHANNEL SOI NMOSFETS

ECSE-6300 IC Fabrication Laboratory Lecture 7 MOSFETs. Lecture Outline

Electronic Circuits for Mechatronics ELCT 609 Lecture 6: MOS-FET Transistor

Transparent p-type SnO Nanowires with Unprecedented Hole Mobility among Oxide Semiconductors

Transcription:

Electrocomponent Science and Technology, 1983, Vol. 10, pp. 185-189 (C) 1983 Gordon and Breach Science Publishers, Inc. 0305-3091/83/1003-0185 $18.50/0 Printed in Great Britain THIN FILM TRANSISTORS AND THIN FILM TRANSISTOR CIRCUITS ANDRE VAN CALSTER Laboratory ofelectronics, State University, Sint Pietersnieuwstraat 41, B-9000 Gent, Belgium In this paper the possible circuit applications of thin film transistors, made by shadow masks, are discussed. Special attention is paid to the basic parameters determining the circuit properties. 1. INTRODUCTION The thin film transistor (TFT) is an insulated field-effect transistor made by a simple vacuum deposition process. Although a TFT may not be considered as a competitor of the Si MOSFET, the TFT technology shows some attractive qualities for special purpose circuits: the possibility of making large.area (macro) circuits with a built-in dielectric isolation, and the possibility of handling high voltages. A special feature of TFT technology is the possibility of obtaining a higher level of system integration. This is for instance the case in solid-state displays, where electronic and display functions are merged. 1,2 Most of the developed TFT circuits are digital circuits. Less efforts are spent on analog circuits, probably due to the proven reliability of the Si technology in microelectronics. Nevertheless a higher integration level could also be possible in hybrids, using TFT technology. In order to check the feasibility of this goal, the characteristics of TFT test vehicles were investigated. 2. TFT TECHNOLOGY The TFT structure used in our laboratory is shown in Figure 1. All depositions are made in one pumpdown of the vacuum deposition system, to minimize the device contamination during fabrication. By means of a mask changer Mo shadow masks are placed one by one in front of the substrate to delineate the device patterns. Devices with a channel length to width ratio of 30/am/100/am have been made previously by metal masks. Prior to the source-drain deposition, the Corning 7059 substrate is coated with a 1000 A thick A12Oa layer to prevent diffusion of impurities from the substrate. The source and drain contacts are made by the successive deposition of Au and In by E gun. The 300 A thick semiconductor CdSe is evaporated from a heated Mo boat. The gate insulator Al:Oa is obtained by E gun evaporation, and the gate is an 800 A thick evaporated A1 film. Afterwards the TFT is annealed in vacuum at 300C for 3 hours. Finally the substrate is cut and gold wires are bonded to the TFT. In Figure 2 a TFT is shown mounted in a TO-5 package. The stability of the device is mainly related to the insulator-semiconductor interface, a AIOa-CdSe seems to be one of the more stable combinations, with a sufficiently small number of slow surface states. 4 The thin semiconductor film forms an n-channel, with a conductance determined by the applied gate voltage. The donor concentration is 5 1017 cm-, and the electron mobility #e equals 55 emz/vsec. 185

186 A. VAN CALSTER 15 jjmau.-wire -.._C.or}mg glass 70b 9 FIGURE The thin film transistor (TFT) structure FIGURE 2 A TFT in a TO-5 package 3. TFT CHARACTERISTICS In Figure 3 the small signal equivalent circuit is presented of a TFT biased at a gate voltage V and a drain voltage Vo. Only for V > 0 and Vo > 5 v, the transconductance gm can be approximated by a linear relation as is predicted by simple theory, From Figure 3 it also follows that the turn-on voltage VT is negative, which means that the n-channel CdSe TFT behaves more like a depletion field-effect transistor. This means that in circuits one can use enhancement loads as well as depletion loads. When the TFT is biased at V 0v, gm it can be fairly well approximated by a parabolic relation and the drain current Io by a third degree parabola. The data presented in Figure 3 are recorded for a TFT with a channel width to length ratio S of 50.

THIN FILM TRANSISTOR CIRCUITS APPLICATIONS 187 ov_-v D Z o ov--vo OZ, ma/v I,// 25v I / c gme go 5 v 5V 1.25mA FIGURE 3 gm and D versus V G In saturation (VD > VG VT) the output conductance gd becomes 0.5/aS. The input capacitance Ci per unit area equals 5.210 -a F/cm2, with a loss tan i 510-3 (o 104). With a 1700 A. thick A1203 film the maximum VD is approximately 28v. The frequency behaviour is determined by the unavoidable gate-drain electrode overlap. This causes the Miller capacitance CM. The gain-landwidth G.Bw of the TFT presented in Figure 3 equals: L G.Bw A 2rrTr where L is the channel length,/x the electrode overlap and Tr the transit time of the TFT. Tr is given by the expression: L Tr /ae(vg VT), and becomes 0.5/asec for Vo v and L 60/am. An overlap of 10/am results in a G.B w 2 MHz. The equivalent circuit of Figure 3 is valid for frequencies smaller than 1/2rTr. In digital circuits the switching time of the device is of interest. In the absence of CM, the switching time is composed of a delay and risetime, both determined by Tr. The "on" and "off" state can be characterised by go. In the "on" state Vo has a similar behaviour as gm at large VD, go increases linearly with V6. 4. TFT INVERTORS AND CIRCUITS VT > VD (-0)go The invertor stage may be considered as an elementary analog amplifier stage. Two types of load devices are possible: enhancement load (Figure 4a) and depletion load (Figure 4b). The enhancement load gave only an amplification of 2.5, for a geometry ratio S1/S as large as 83. With the depletion load is the fact that the maximum gain occurs at Vc 0, independent of VT. Only the maximum attainable gain depends on VT.

188 A. VAN CALSTER FIGURE 4a enhancement load FIGURE 4b depletion load This is an interesting feature for designing digital circuits, where an invertor also may be considered as a basic circuit. For analog circuits, the circuit design should be process or VT insensitive, because VT differs from one batch to another. This means that the same design rules should be used as for nmos. Different small circuits were tried out, such as multivibrators, Schmitt-triggers and analog followers. As an example a single stage voltage follower is shown in Figure 5, with measured input and output impendances respectively larger than 10 m2 and smaller than 10 K2. We recently tackled the problem of the development of more complicated analog circuits, such as an operational amplifier. 5. CONCLUSIONS From the above discussion it follows that TFT s can be made by a simple vacuum deposition process. By the use of the A12 O3-CdSe combination stable devices can be made. The use of mechanical masks still allows a suitable miniaturisation, but limits the frequency response due to the unavoidable electrode overlap. Nevertheless acceptable device characteristics can be obtained. TFT s with depletion loads show interesting circuit features 12V o 0. S V//d /v. FIGURE 5 500/Js/div. A voltage follower

THIN FILM TRANSISTOR CIRCUITS APPLICATIONS 189 especially. This means that for special purpose circuits, digital as well as analog, where a higher integration level can be obtained, a TFT circuit solution should at least be considered. REFERENCES 1. F. Luo and W. Hester, "Design and Fabrication of Large-Area Thin Film Transistor Matrix Circuits for Flat-Display Panels",IEEE Trans. ED 27 p. 223 (1980). 2. J. Erskine and P. Snopko, "A Thin-Film-Transistor-Controlled Liquid-Crystal Numeric Display", IEEE Trans. ED 26 p. 902 (1979). 3. A Van Calster and A. De Vos, "State of the Art in thin film transistor: a review of the used insulator-semiconductor combinations", 1SHM Europe Gent Conference (1979). 4. A. Van Calster and Li Yu-Min, "An Investigation of the AlOs--CdSe Interface in Accumulation", Appl. Phys, 23 p. 327 (1980). 5. A. Van Calster and H.J. Pauwels, l heoretical influence of surface states and bulk traps on thin film transistor characteristics", Solid St. Electr. 18 p. 691 (1975).

Rotating Machinery Engineering The Scientific World Journal Distributed Sensor Networks Sensors Control Science and Engineering Advances in Civil Engineering Submit your manuscripts at Electrical and Computer Engineering Robotics VLSI Design Advances in OptoElectronics Navigation and Observation Chemical Engineering Active and Passive Electronic Components Antennas and Propagation Aerospace Engineering Volume 2010 Modelling & Simulation in Engineering Shock and Vibration Advances in Acoustics and Vibration