Analysis And Parameter Extraction of Organic Transistor At PTAA With Different Organic Materials

Similar documents
Parameter Extraction and Analysis of Pentacene Thin Film Transistor with Different Insulators

Simulation of Organic Thin Film Transistor at both Device and Circuit Levels

Simulation and Analysis of Dual Gate Organic Thin Film Transistor and its inverter circuit using SILVACO

Supporting Information

Organic Electronics. Information: Information: 0331a/ 0442/

SUB TEN MICRON CHANNEL DEVICES ACHIEVED BY VERTICAL ORGANIC THIN FILM TRANSISTOR

Supporting Information

Depletion-mode operation ( 공핍형 ): Using an input gate voltage to effectively decrease the channel size of an FET

Modeling and Simulation of Organic Field Effect Transistor (OFET) Using Artificial Neural Networks

Atomic-layer deposition of ultrathin gate dielectrics and Si new functional devices

Semiconductor Physics and Devices

MOSFET & IC Basics - GATE Problems (Part - I)

Future MOSFET Devices using high-k (TiO 2 ) dielectric

Effect of Channel Doping Concentration on the Impact ionization of n- Channel Fully Depleted SOI MOSFET

Design of basic digital circuit blocks based on an OFET device charge model

UOTFT: Universal Organic TFT Model for Circuit Design

Characterization and Depth Analysis of Organic Thin Film Transistor

Direct calculation of metal oxide semiconductor field effect transistor high frequency noise parameters

按一下以編輯母片標題樣式. Novel Small-Dimension Poly-Si TFTs with Improved Driving Current and Suppressed Short Channel Effects. Hsiao-Wen Zan and Chun-Yen Chang

Alternative Channel Materials for MOSFET Scaling Below 10nm

Department of Electrical Engineering IIT Madras

Semiconductor Physics and Devices

Introduction to the Long Channel MOSFET. Dr. Lynn Fuller

Advancing Consumer Packaging Through Printable Electronics

Design & Simulation of Multi Gate Piezoelectric FET Devices for Sensing Applications

High performance Hetero Gate Schottky Barrier MOSFET

MSE 410/ECE 340: Electrical Properties of Materials Fall 2016 Micron School of Materials Science and Engineering Boise State University

THIN FILM TRANSISTORS AND THIN FILM TRANSISTOR CIRCUITS

Optimization of Threshold Voltage for 65nm PMOS Transistor using Silvaco TCAD Tools

M. Jagadesh Kumar and G. Venkateshwar Reddy Department of Electrical Engineering, Indian Institute of Technology, Hauz Khas, New Delhi , India

Experiment 3. 3 MOSFET Drain Current Modeling. 3.1 Summary. 3.2 Theory. ELEC 3908 Experiment 3 Student#:

Characterization of SOI MOSFETs by means of charge-pumping

4H-SiC V-Groove Trench MOSFETs with the Buried p + Regions

Keysight Technologies Improve the Accuracy and Efficiency for Organic-Thin Film Transistor (Organic-TFT) Characterization

MOS Capacitance and Introduction to MOSFETs

Flexible IGZO TFTs deposited on PET substrates using magnetron radio frequency co-sputtering system

NAME: Last First Signature

MOSFET Terminals. The voltage applied to the GATE terminal determines whether current can flow between the SOURCE & DRAIN terminals.

Supplementary Figure 1 Schematic illustration of fabrication procedure of MoS2/h- BN/graphene heterostructures. a, c d Supplementary Figure 2

Performance advancement of High-K dielectric MOSFET

Shingo Iba, Yusaku Kato, Tsuyoshi Sekitani, Hiroshi Kawaguchi 1, Takayasu Sakurai 1

Semiconductor TCAD Tools

Three Terminal Devices

Introduction to MOSFET MOSFET (Metal Oxide Semiconductor Field Effect Transistor)

Organic RFID tags for MHz

New Pixel Circuits for Driving Organic Light Emitting Diodes Using Low-Temperature Polycrystalline Silicon Thin Film Transistors

4196 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 63, NO. 11, NOVEMBER 2016

Lecture 4. MOS transistor theory

Gigahertz Ambipolar Frequency Multiplier Based on Cvd Graphene

3-D Modelling of the Novel Nanoscale Screen-Grid Field Effect Transistor (SGFET)

EFFECT OF THRESHOLD VOLTAGE AND CHANNEL LENGTH ON DRAIN CURRENT OF SILICON N-MOSFET

Design & Performance Analysis of DG-MOSFET for Reduction of Short Channel Effect over Bulk MOSFET at 20nm

Introduction to Electronic Devices

An Analytical model of the Bulk-DTMOS transistor

Printed Organic Transistors for Ultraflexible and Stretchable Electronics

Organic polymer thin-film photo-transistors

FIELD EFFECT TRANSISTOR (FET) 1. JUNCTION FIELD EFFECT TRANSISTOR (JFET)

Design and Analysis of Double Gate MOSFET Devices using High-k Dielectric

ORGANIC thin-film transistors (OTFTs) have attracted

Design of Gate-All-Around Tunnel FET for RF Performance

Nano-Crystalline &Amorphous Silicon PhotoTransistor Performance Analysis

Dual Metal Gate and Conventional MOSFET at Sub nm for Analog Application

LECTURE 09 LARGE SIGNAL MOSFET MODEL

Transparent p-type SnO Nanowires with Unprecedented Hole Mobility among Oxide Semiconductors

Parameter Optimization Of GAA Nano Wire FET Using Taguchi Method

Low-field behaviour of source-gated transistors

Room-Temperature-Processed Flexible Amorphous InGaZnO Thin Film Transistor

Comparative Study of Silicon and Germanium Doping-less Tunnel Field Effect Transistors

FACULTY OF ENGINEERING LAB SHEET ENT 3036 SEMICONDUCTOR DEVICES TRIMESTER

Design Simulation and Analysis of NMOS Characteristics for Varying Oxide Thickness

X-ray Radiation Hardness of Fully-Depleted SOI MOSFETs and Its Improvement

Solid State Device Fundamentals

V A ( ) 2 = A. For Vbe = 0.4V: Ic = 7.34 * 10-8 A. For Vbe = 0.5V: Ic = 3.49 * 10-6 A. For Vbe = 0.6V: Ic = 1.

Chapter 6: Field-Effect Transistors

Progress Energy Distinguished University Professor Jay Baliga. April 11, Acknowledgements

Week 9a OUTLINE. MOSFET I D vs. V GS characteristic Circuit models for the MOSFET. Reading. resistive switch model small-signal model

Compact Modeling of Silicon Carbide Lateral FETs for High Temperature Analog and Digital Circuits

INTERNATIONAL JOURNAL OF APPLIED ENGINEERING RESEARCH, DINDIGUL Volume 1, No 3, 2010

DESIGN OF 20 nm FinFET STRUCTURE WITH ROUND FIN CORNERS USING SIDE SURFACE SLOPE VARIATION

Optimization of Direct Tunneling Gate Leakage Current in Ultrathin Gate Oxide FET with High-K Dielectrics

Acknowledgments: This work was supported by Air Force HiREV program and the DTRA Basic Research Program.

MODELLING AND IMPLEMENTATION OF SUBTHRESHOLD CURRENTS IN SCHOTTKY BARRIER CNTFETs FOR DIGITAL APPLICATIONS

EE105 Fall 2015 Microelectronic Devices and Circuits: MOSFET Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)

SCALING AND NUMERICAL SIMULATION ANALYSIS OF 50nm MOSFET INCORPORATING DIELECTRIC POCKET (DP-MOSFET)

4.1 Device Structure and Physical Operation

MEASUREMENT AND INSTRUMENTATION STUDY NOTES UNIT-I

Transistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell Labratories. In 1961, first IC was introduced.

DURING the past decade, CMOS technology has seen

Lecture 15. Field Effect Transistor (FET) Wednesday 29/11/2017 MOSFET 1-1

Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism;

ANALYTICAL MODELING AND CHARACTERIZATION OF CYLINDRICAL GATE ALL AROUND MOSFET

value of W max for the device. The at band voltage is -0.9 V. Problem 5: An Al-gate n-channel MOS capacitor has a doping of N a = cm ;3. The oxi

Unit III FET and its Applications. 2 Marks Questions and Answers

SUNFEST 2009 PATTERNING METHODS OF ORGANIC FIELD-EFFECT TRANSISTORS SUNFEST 2009

Advanced MOSFET Basics. Dr. Lynn Fuller

Supporting Information

Sub-Threshold Region Behavior of Long Channel MOSFET

AN ELECTRET-BASED PRESSURE SENSITIVE MOS TRANSISTOR

Organic Field Effect Transistors for Large Format Electronics. Contract: DASG Final Report. Technical Monitor: Latika Becker MDA

ELEC 2210 EXPERIMENT 8 MOSFETs

Transcription:

Analysis And Parameter Extraction of Organic Transistor At PTAA With Different Organic Materials Anuradha Yadav, Savita Yadav, Sanjay Singh, Nishant Tripathi Abstract The Organic thin film transistor has made significant progress in the recent past in achieving high performance in terms of mobility, I on/i off current ratio, threshold voltage, sub threshold voltage and transconductance, still faces a number of challenges at the fabrication, materials and device physics level. In this paper we are using PTAA with different insular combination and form organic transistor and compare other material in basis of mobility, threshold voltage, and transconductance, on/off ratio, Sub-threshold slope, ID min and ID max. Index Terms PTAA, OSC, OTET, P3HT, dielectric, transconductance, sub-threshold voltage. 1 INTRODUCTION Recently there has been remarkable interest on organic electronics because of their unique advantages such as low cost fabrication, light weight and mechanical flexibility. The contemporary portable communication and computing devices need light weight, high image quality, thin and low power flat panel displays. The answer to this need is Organic Thin Film Transistor (OTFT). It is likely to have suitable applications requiring large area coverage, structural flexibility and low cost which was not possible with crystalline silicon [1].However, the innovative human mind soon searched a novel class of TFTs based on organic or polymeric semiconductor as active layer material that shows amazing possibility for integration onto flexible plastic substrates, thus giving the world an idea of futuristic technology of low cost, thin, printable electronics, flexible and light weight displays [2]. Organic thin film transistors (OTFT) have made impressive progress over the last decade. Organic electronics allows us the option of making devices that are cheap, flexible and just smart enough to perform the task in hand. Electronic price tags, chemical sensors, information displays, electronic paper and low cost microelectronics are among potential applications. 2 PTAA WITH DIFFERENT INSULATOR COMBINATION Here the dimension of device kept same, but the organic semiconductor and dielectric material has been changed. PTAA is used as OSC in place of P3HT. The band gap of PTAA is taken as 3.3eV, density of both valance band (NV) and conduction band (NC) states as 2.88*1021 cm3, mobility of holes and electrons as 0.7 and 5*10-5cm2/V-sec. 2.1 PTAA with Al2O3+SAM dielectric Fig.1(a) Simulated Structure (b) Output characteristics Anuradha Yadav is currently pursuing masters degree program in ED&T in NIELIT Gorakhpur, India PH-07428683431. E-mail: anuec25@gmail.com Savita Yadav is currently pursuing masters degree program in ED&T in NIELIT Gorakhpur, India PH-09198853333. E-mail: savi07a@gmail.com Sanjay Singh is currently working as a Assistant Professor in BIT GIDA Gorakhpur, India PH-09450890613. E-mail: dcsanjaypm@gmail.com Nishant Tripathi is currently working as a Scientist-B in NIELIT Gorakhpur, India PH-099838200621. E-mail: nishanttri@gmail.com The dimension of device is same as discussed above, only gate dielectric has been changed. In Fig.1 (a) Al2O3+SAM layer has chosen as dielectric, which has dielectric constant of 4.5 and due to which capacitance of dielectric has been also changed i.e. 0.7 µf/cm2. Fig.1 (b) shows the output characteristics for top contact bottom gate organic thin film transistor with drain voltage varying with step of -0.05V from 0 to -0.5V then vary the step with 0.5 from 0.5 to -3V. Here Vg sis kept constant and curves are drawn for Vgs 0V,-1.5V, - 1.8V, -2.1V, 2.4V, 2.7V, 3V. The drain source voltage Vds is varied. In this curve, the lowest current is -6.10*10-21 Amp. at constant Vgs 0V and max current is -1.44*10-08Amp. at constant Vgs -3V. 108

Fig.2 (a) Transfer characteristics (Id - Vgs) at Vds= -1.5 V Fig.2 (a) shows the transfer characteristic of top contact constant at -1.5 V. Here It can be seen from fig.2 (b) log 10Id vsvgs curve, that Vgs is varied with a step of -0.5 V from -3V to -0V and Id varies from -4.54*10-24Amp to -1.40*10-08 Amp. This curve is drawn in saturation region, keeping Vds 2.2 PTAA with HfO2 dielectric Fig.4 (a) Transfer characteristics (Id - Vgs) at Vds= -1.5 V Fig.4(a) shows the transfer characteristic of top contact bottom gate organic thin film transistor with gate voltage Vgs varying with step 0.5 V from 0V to -3V and Vds is kept constant at -1.5 V. Here It can be seen from fig 4.16.2 (b) log 10Id vsvgs curve, that Vgs is varied with a step of -0.5 V from -3V to -0V and Id varies from - 1.67*10-24Amp to -6.35*10-08 Amp.This curve is drawn in saturation region, keeping Vds 2.3 PTAA with Fluor polymer dielectric The dimension of device is kept same as discussed above, only gate dielectric has been changed. In Fig.5(a) Fluor polymer layer has chosen as dielectric, which has dielectric constant of 2.1 and due to which capacitance of dielectric has been also changed i.e. 0.33 µf/cm 2. Fig.3 (a) Simulated Structure (b) Output characteristics The dimension of device is kept same as discussed above, only gate dielectric has been changed. In Fig.3 (a) HfO2 layer has chosen as dielectric, which has dielectric constant of 22 and due to which capacitance of dielectric has been also changed i.e. 3.4 µf/cm2. Fig.3(b) shows the output characteristics for top contact bottom gate organic thin film transistor with drain voltage varying with step of -0.05V from 0 to -0.5V then vary the step with 0.5 from 0.5 to -3V. Here Vgsis kept constant and curves are drawn for Vgs 0V,-1.5V, - 1.8V, -2.1V, 2.4V, 2.7V, 3V. The drain source voltage Vds is varied. In this curve, the lowest current is -4.06*10-21 Amp. at constant Vgs 0V and max current is -6.46*10-08Amp. at constant Vgs -3V. Fig.5 (a) Simulated Structure (b) Output characteristics Fig.5(b) shows the output characteristics for top contact bottom gate organic thin film transistor with drain voltage varying with step of -0.05V from 0 to -0.5V then vary the step with 0.5 from 0.5 to -3V. Here Vgs is kept constant and curves are drawn for Vgs 0V,-1.5V, -1.8V, - 2.1V, 2.4V, 2.7V, 3V. The drain source voltage Vds is varied. In this curve, the lowest current is -8.6*10-21 Amp. at constant Vgs 0V and max current is -4.16*10-09Amp. at constant Vgs -3V. 109

Fig,6 (a) Transfer characteristics (Id - Vgs) at Vds= - 1.5 V Fig.6(a) shows the transfer characteristic of top contact bottom gate organic thin film transistor with gate voltage Vgs varying with step 0.5 V from 0V to -3V and Vds is kept constant at -1.5 V. Here It can be seen from fig.6(b) log 10Id vsvgs curve, that Vgs is varied with a step of - 0.5 V from -3V to -0V and Id varies from -2.21*10-22Amp to -4.03*10-09 Amp.This curve is drawn in saturation region, keeping Vds Fig.8(a) Transfer characteristics (Id - Vgs) at Vds= -1.5 V Fig.8(a) shows the transfer characteristic of top contact bottom gate organic thin film transistor with gate voltage Vgs varying with step 0.5 V from 0V to -3V and Vds is kept constant at -1.5 V. Here It can be seen from fig.8(b) log 10 Id vsvgs curve, that Vgs is varied with a step of -0.5 V from -3V to -0V and Id varies from -5.47*10-23 Amp to -5.92*10-09 Amp.This curve is drawn in saturation region, keeping Vds 2.5 PTAA with CYTOP dielectric 2.4 PTAA with PMMA dielectric Fig.9(a) Simulated Structure (b) Output characteristics (I d- V d ) for different constant Vgs values Fig.7(a) Simulated Structure (b) Output characteristics The dimension of device is kept same as discussed above, only gate dielectric has been changed. In Fig.7(a) PMMA layer has chosen as dielectric, which has dielectric constant of 3.5 and due to which capacitance of dielectric has been also changed i.e. 0.54 µf/cm 2. Fig.7(b) shows the output characteristics for top contact bottom gate organic thin film transistor with drain voltage varying with step of -0.05V from 0 to -0.5V then vary the step with 0.5 from 0.5 to -3V. Here Vgs is kept constant and curves are drawn for Vgs 0V,-1.5V, -1.8V, - 2.1V, 2.4V, 2.7V, 3V. The drain source voltage Vds is varied. In this curve, the lowest current is -4.59*10-21 Amp. at constant Vgs 0V and max current is -6.11*10-09 Amp. at constant Vgs -3V. The dimension of device is kept same as discussed above, only gate dielectric has been changed. In Fig.9(a) CYTOP layer has chosen as dielectric, which has dielectric constant of 2.2 and due to which capacitance of dielectric has been also changed i.e. 0.34 µf/cm 2. Fig.9(b) shows the output characteristics for top contact bottom gate organic thin film transistor with drain voltage varying with step of -0.05V from 0 to -0.5V then vary the step with 0.5 from 0.5 to -3V. Here Vgsis kept constant and curves are drawn for Vgs 0V,-1.5V, -1.8V, - 2.1V, 2.4V, 2.7V, 3V. The drain source voltage Vds is varied. In this curve, the lowest current is -7.37*10-22 Amp. at constant Vgs 0V and max current is -4.31*10-09 Amp. at constant Vgs -3V. 110

Fig.10(a) Transfer characteristics (Id - Vgs) at Vds= -1.5 V Fig.10(a) shows the transfer characteristic of top contact constant at -1.5 V. Here It can be seen from fig 4.19.2 (b) log 10Id vsvgs curve, that Vgs is varied with a step of -0.5 V from - 3V to -0V and Id varies from -2.14*10-22 Amp to -4.17*10-09 Amp.This curve is drawn in saturation region, keeping Vds 2.6 PTAA with SiO2 dielectric The dimension of device is kept same as discussed above, only gate dielectric has been changed. In Fig.11 (a) SiO2 layer has chosen as dielectric, which has dielectric constant of 3.9 and due to which capacitance of dielectric has been also changed i.e. 0.61 µf/cm 2. Here Si is used as contacts in place of Al, which has work function of 4.6 ev. Fig.12 (a) Transfer characteristics (Id - Vgs) at Vds= -1.5 V Fig.12 (a) shows the transfer characteristic of top contact constant at -1.5 V. Here It can be seen from fig.12 (b) log 10 Id vsvgs curve, that Vgs is varied with a step of -0.5 V from -3V to -0V and Id varies from -1.87*10-20 Amp to -1.93*10-08 Amp.This curve is drawn in saturation region, keeping Vds 2.7 PTAA with Al2O3 dielectric Fig.13 (a) Simulated Structure (b) Output characteristics (I d- V d ) for different constant Vgs values Fig.11 (a) Simulated Structure (b) Output characteristics Fig.11 (b) shows the output characteristics for top contact bottom gate organic thin film transistor with drain voltage varying with step of -0.05V from 0 to -0.5V then vary the step with 0.5 from 0.5 to -3V. Here Vgsis kept constant and curves are drawn for Vgs 0V,-1.5V, -1.8V, -2.1V, 2.4V, 2.7V, 3V. The drain source voltage Vds is varied. In this curve, the lowest current is -5.08*10-21 Amp. at constant Vgs 0V and max current is -2.03*10-08 Amp. at constant Vgs -3V. The dimension of device is kept same as discussed above, only gate dielectric has been changed. In Fig.13 (a) Al2O3 layer has chosen as dielectric, which has dielectric constant of 9.1 and due to which capacitance of dielectric has been also changed i.e. 1.41 µf/cm 2. Fig.13 (b) shows the output characteristics for top contact bottom gate organic thin film transistor with drain voltage varying with step of -0.05V from 0 to - 0.5V then vary the step with 0.5 from 0.5 to -3V. Here Vgsis kept constant and curves are drawn for Vgs 0V,-1.5V, -1.8V, -2.1V, 2.4V, 2.7V, 3V. The drain source voltage Vds is varied. In this curve, the lowest current is -8.62*10-22 Amp. at constant Vgs 0V and max current is -2.82*10-08 Amp. at constant Vgs -3V. 111

Fig.14 (a) Transfer characteristics (Id - Vgs) at Vds= -1.5 V Fig.14(a) shows the transfer characteristic of top contact constant at -1.5 V. Here It can be seen from fig 4.21.2 (b) log 10Id vs Vgs curve, that Vgs is varied with a step of -0.5 V from -3V to -0V and Id varies from -1.80*10-23 Amp to -2.74*10-08 Amp.This curve is drawn in saturation region, keeping Vds 3 PARAMETER EXTRACTION FOR DIFFERENT DIELECTRIC MATERIAL COMBINATION WITH PTAA The performance parameters such as mobility, threshold voltage, Sub-threshold slope, transconductance, ON/OFF current ratio are extracted from characteristic plots of various OTFT structures. The resulting characteristics parameter values are presented in following table. combination 2 is much higher than other material combinations and I d(min) in material combination 2 is much lower than other material combinations even with the same channel length, width and other dimension. The linear mobility, saturation mobility and transconductance values are higher in material combination 2 than other combinations. Subthreshold voltage and threshold values are lower for material combination 2 and material combination 6.I on /I off current ratio is highest for material combination 2.So high I on /I off current ratio is required to fabricate and designing display and memory devices. So from the table, It can be concluded that the material combination 2 shows better performance as compared to other material combinations in terms of drain current, mobility, transconductance and I on /I off current ratio and sub-threshold voltage 4 CONCLUSION This paper describes about the simulated device structure and output characteristics (I d-v d) for different constant Vgs values. This also describes transfer characteristics (Id-Vgs) at Vds=-1.5V and Log 10 Id Vs Vgs curve at Vds = -1.5 V. These simulated structures and characteristics are drawn for pentacene with different insulators, PTAA with different insulators. A comparative analysis of various OTFTs with different material combination has been done using Silvaco ATLAS two dimensional finite element dependent numerical device simulations. The performance of material combination pentacene-hfo2-au-al is better in terms of Max. I on, Max. transconductance g m, Max. µ sat, Max. µ lin and material combination PTAA-HfO2-Au-Al is better in terms of Min. I off, Max. I on/i off ratio, Min. Sub-threshold slope voltage SS but material combination Pentacene-SiO2-Au-Si is better than other material combinations in terms of Min. V T. Now a particular material combination can be chosen according to our application The above table summarizes the extracted parameters for different dielectric material combination with P3HT.It is noted from the table that the max current I d(max) in material ACKNOWLEDGMENT I feel a sense of deep self-satisfaction and a great experience of having accomplished my paper entitled DESIGN OF PI CONTROLLER TO MINIMIZE THE SPEED ERROR OF D.C. SERVO MOTOR. I would like to extend my gratitude and my sincere thanks to my honorable Sh.H.P.Shukla, Director in NIELIT, Gorakhpur, U.P., India 273010. I am also grateful to Sh.S.K.Singh, HOD of ED&T in NIELIT, Gorakhpur, U.P., India 273010, for providing a solid background for my studies and research thereafter. I feel pleasure to express my profound gratitude to Sh.Nishant Tripathi for their valuable encouragement, timely suggestions and continuous support and providing me with all the necessary information. REFERENCES [1] O. Marinov and M. Jamal Deen, Performance of Organic thin film transistors, J. Vac. Sci. Technol. B. vol. 24, no. 4, 2006. [2] M. J. Deen, M. H. Kazemeini, and S. Holdcroft, Contact effects and extraction of intrinsic parameters in poly (3- alkylthiophene) P3AT thin-film field effect transistors, J. Appl. Phys., vol 103, no. 12, pp. 124 509 (1-7), Jun. 2008. [3] Poornima Mittal, Brijesh Kumar, B.K. Kaushikand Y.S. Negi, Organic Thin Film Transistor Architecture, Parameters and their Applications, Proc. IEEE Int. Conf. 112

on Communication Systems and Network Technologies (CSNT 2011), 436-440. [4] H. Klauk, G. Schmid, W. Radlik, Werner Waber, Lisong Zhou, Chris D. Sheraw,J. A. Nichols and T. N. Jackson, Contact resistance in Organic Thin Film Transistors Solid State Electronics 47 (2003)297-301. [5] Yen -Yi Lin, Student Member, IEEE, David J. Gundlach, S. F. Nelson, and T. N. Jackson, Pentacene-Based Organic Thin Film Transistors, IEEE Trans. On Electron Devices, Vol. 44,No. 8, Aug. 1997. [6] David J. Gundlach, Yen -Yi Lin, T. N. Jackson,S. F. Nelson, and D. G. Schlom, Pentecene Organic Thin Film Transistor-Molecular Ordering and Mobility, IEEE Electron Device Lett. Vol. 18, No. 3, March 1997. [7] Jin Jang and S. H. Han, High performance OTFT and its application, Current Applied Physics, 6SI, pp. E17-e21, 2006. 113