Analysis of Laddering Wave in Double Layer Serpentine Delay Line

Similar documents
Measurement of Laddering Wave in Lossy Serpentine Delay Line

AS THE cycle time of computer systems falls into the

Introduction to Electromagnetic Compatibility

AS the cycle time of computer systems falls into the subnanosecond

Lambert Simonovich 5/28/2012

Impact of etch factor on characteristic impedance, crosstalk and board density

VLSI is scaling faster than number of interface pins

Aries QFP microstrip socket

ADVANCES in NATURAL and APPLIED SCIENCES

THE PROBLEM of electromagnetic interference between

Plastic straw: future of high-speed signaling

Custom Interconnects Fuzz Button with Hardhat Test Socket/Interposer 1.00 mm pitch

Aries Kapton CSP socket

ELEC Course Objectives/Proficiencies

TECHNICAL REPORT: CVEL Modeling the Conversion between Differential Mode and Common Mode Propagation in Transmission Lines

364 IEEE TRANSACTIONS ON ADVANCED PACKAGING, VOL. 29, NO. 2, MAY Nansen Chen, Hongchin Lin, Member, IEEE, and Jeng-Yuan Lai

Modeling and Simulation of Powertrains for Electric and Hybrid Vehicles

Equivalent Circuit Model Overview of Chip Spiral Inductors

Progress In Electromagnetics Research Letters, Vol. 9, 59 66, 2009

A Compact Microstrip Antenna for Ultra Wideband Applications

Decomposition of Coplanar and Multilayer Interconnect Structures with Split Power Distribution Planes for Hybrid Circuit Field Analysis

OPEN SOURCE CABLE MODELS FOR EMI SIMULATIONS

THE PROPAGATION OF PARTIAL DISCHARGE PULSES IN A HIGH VOLTAGE CABLE

A MINIATURIZED OPEN-LOOP RESONATOR FILTER CONSTRUCTED WITH FLOATING PLATE OVERLAYS

COMPACT MICROSTRIP BANDPASS FILTERS USING TRIPLE-MODE RESONATOR

TD-100. HAEFELY HIPOTRONICS Technical Document

Application Note. Signal Integrity Modeling. SCSI Connector and Cable Modeling from TDR Measurements

Electromagnetic Wave Analysis of Waveguide and Shielded Microstripline 1 Srishti Singh 2 Anupma Marwaha

High-Speed Digital System Design Fall Semester. Naehyuck Chang Dept. of EECS/CSE Seoul National University

Analysis of Multiconductor Quasi-TEM Transmission Lines and Multimode waveguides

Nonlinear Full Wave Time Domain Solutions using FDTD_SPICE for High Speed Digital and RF

THE WIDE USE of optical wavelength division multiplexing

BASIS OF ELECTROMAGNETIC COMPATIBILITY OF INTEGRATED CIRCUIT Chapter VI - MODELLING PCB INTERCONNECTS Corrections of exercises

Analysis of Microstrip Circuits Using a Finite-Difference Time-Domain Method

PARALLEL coupled-line filters are widely used in microwave

Design of Microstrip Coupled Line Bandpass Filter Using Synthesis Technique

Aries CSP microstrip socket Cycling test

Design of Kickerhiurnper Magnet and PF'N for PAR

Probe Card Characterization in Time and Frequency Domain

Loss Reduction in Microstrip Antenna Using Different Methods

Efficient Electromagnetic Analysis of Spiral Inductor Patterned Ground Shields

Dual Band Dielectric Resonator Filter (DBDRF) with Defected Ground Structure (DGS)

Lines and Slotlines. Microstrip. Third Edition. Ramesh Garg. Inder Bahl. Maurizio Bozzi ARTECH HOUSE BOSTON LONDON. artechhouse.

Compact Wideband Quadrature Hybrid based on Microstrip Technique

Implementation and Applications of Various Feeding Techniques Using CST Microwave Studio

Microcircuit Electrical Issues

The Three Most Confusing Topics in Signal Integrity

SUPPLEMENTARY INFORMATION

Comparison of IC Conducted Emission Measurement Methods

BROADBAND ASYMMETRICAL MULTI-SECTION COU- PLED LINE WILKINSON POWER DIVIDER WITH UN- EQUAL POWER DIVIDING RATIO

An Investigation of the Effect of Chassis Connections on Radiated EMI from PCBs

Mutual Coupling between Two Patches using Ideal High Impedance Surface

Modeling and Analysis of Multichip Module Power Supply Planes

Microstrip even-mode half-wavelength SIR based I-band interdigital bandpass filter

Analysis of Via Capacitance in Arbitrary Multilayer PCBs

/$ IEEE

Review on Various Issues and Design Topologies of Edge Coupled Coplanar Waveguide Filters

A 6 : 1 UNEQUAL WILKINSON POWER DIVIDER WITH EBG CPW

The Effects of PCB Fabrication on High-Frequency Electrical Performance

Gain Enhancement and Wideband RCS Reduction of a Microstrip Antenna Using Triple-Band Planar Electromagnetic Band-Gap Structure

ADD/DROP filters that access one channel of a

EE273 Lecture 3 More about Wires Lossy Wires, Multi-Drop Buses, and Balanced Lines. Today s Assignment

Advanced Transmission Lines. Transmission Line 1

Mutual Coupling Reduction of Micro strip antenna array by using the Electromagnetic Band Gap structures

Comparative Analysis of Intel Pentium 4 and IEEE/EMC TC-9/ACEM CPU Heat Sinks

Critical Study of Open-ended Coaxial Sensor by Finite Element Method (FEM)

Signal and Noise Measurement Techniques Using Magnetic Field Probes

Analysis of a PCB-Chassis System Including Different Sizes of Multiple Planes Based on SPICE

Effects of Two Dimensional Electromagnetic Bandgap (EBG) Structures on the Performance of Microstrip Patch Antenna Arrays

Modeling of Power Planes for Improving EMC in High Speed Medical System

An Equivalent Circuit Model for On-chip Inductors with Gradual Changed Structure

Plane Crazy, Part 2 BEYOND DESIGN. by Barry Olney

Characteristic Variation of 3-D Solenoid Embedded Inductors for Wireless Communication Systems

Extraction of Transmission Line Parameters and Effect of Conductive Substrates on their Characteristics

MICROSTRIP PHASE INVERTER USING INTERDIGI- TAL STRIP LINES AND DEFECTED GROUND

Politecnico di Torino. Porto Institutional Repository

Analysis and Reduction of On-Chip Inductance Effects in Power Supply Grids

Waveguides. Metal Waveguides. Dielectric Waveguides

Full Wave Analysis of Planar Interconnect Structures Using FDTD SPICE

FILTERING ANTENNAS: SYNTHESIS AND DESIGN

Lumped Network Model of a Resistive Type High T c fault current limiter for transient investigations

Design of Frequency and Polarization Tunable Microstrip Antenna

TECHNICAL REPORT: CVEL Maximum Radiated Emission Calculator: Common-mode EMI Algorithm. Chentian Zhu and Dr. Todd Hubing. Clemson University

MULTIPLE metal layers are used for interconnect in

Impedance and Electrical Models

Electronic Package Failure Analysis Using TDR

Design and experimental realization of the chirped microstrip line

An Efficient Hybrid Method for Calculating the EMC Coupling to a. Device on a Printed Circuit Board inside a Cavity. by a Wire Penetrating an Aperture

Experimental Analysis of Via-hole-ground Effects in Microwave Integrated Circuits at X-band

Lecture 4. Maximum Transfer of Power. The Purpose of Matching. Lecture 4 RF Amplifier Design. Johan Wernehag Electrical and Information Technology

PCB Crosstalk Simulation Toolkit Mark Sitkowski Design Simulation Systems Ltd Based on a paper by Ladd & Costache

Chapter 16 PCB Layout and Stackup

EM Analysis of RFIC Transmission Lines

FDTD SPICE Analysis of High-Speed Cells in Silicon Integrated Circuits

Antenna Design for Ultra Wideband Application Using a New Multilayer Structure

CROSS-COUPLING capacitance and inductance have. Performance Optimization of Critical Nets Through Active Shielding

A Novel Simplified Four-Port Scattering Parameter Model for Design of Four-Pair Twisted-Pair Cabling Systems for Local Area Networks

EC Transmission Lines And Waveguides

Schematic-Level Transmission Line Models for the Pyramid Probe

Miniaturization of Branch-Line Coupler Using Composite Right/Left-Handed Transmission Lines with Novel Meander-shaped-slots CSSRR

Transcription:

International Journal of Applied Science and Engineering 2008. 6, 1: 47-52 Analysis of Laddering Wave in Double Layer Serpentine Delay Line Fang-Lin Chao * Chaoyang University of Technology Taichung, Taiwan 413, Republic of China Abstract: The backward crosstalk among the sections of a serpentine delay line accumulates to appear as a laddering wave in the receiving waveform. This occurrence results in severe signal distortion and timing skew of the clock signal. The layout of double layer serpentine delay line can reduced crosstalk between lines. The waveform of double layer serpentine delay line has been investigated with simulation approach. The results obtained by the SPICE simulation shown that the laddering waves in double layer serpentine were retarded. Although a laddering wave still exist but the penalty of the delay time incurred by the crosstalk is depressed. Keywords: serpentine delay line; crosstalk; double layer. 1. Introduction For high speed printed circuit board, the stability of clock signals is highly important for signal integrity consideration. Clock signals should have minimum rise and fall times, specified duty cycles, and zero skew. In reality, clock signals have nonzero skews and noticeable rise and fall times. It is desirable that all clock signals are distributed with a uniform delay. There is the needs of equal interconnect lengths to distribute clock signals with minimal skews. Serpentine delay line was usually introduced to minimize the clock skew [1]. The serpentine delay line shown in Figure 1 is a typical design, which consists of numbers of transmission line sections closely packed to each other [2]. Figure 2 shows the cross section of the serpentine delay line, it is usually a microstrip line with power and ground planes. Intuitively, the total time delay should be proportional to the total length of the delay line. However, the crosstalk may cause a drastic deterioration of the total time delay [3]. It is thus essential to reduce the penalty of the delay time incurred by the crosstalk between these closely packed transmission line sections. The layout of double layer serpentine delay line is one of the approach to reduced crosstalk between lines. Figure 3 is a schematic layout of the double layer serpentine delay line, the serpentine can be place on either sides of the board to reduce the coupling effect. The solid line indicate the lines on surface and the dot line indicated the line on back side. Figure 4 shows the cross section of the double layer serpentine delay line, the lines on two sides of the board are connected by the though hole via. The dark line in the board is power and ground plane within the multilayer board. It is interesting to observe the receiving waveform of this double layer serpentine de- * Corresponding author; e-mail: flin@mail.cyut.edu.tw Accepted for Publication: March 18, 2008 2008 Chaoyang University of Technology, ISSN 1727-2394 Int. J. Appl. Sci. Eng., 2008. 6, 1 47

Fang-Lin Chao lay line and the amount of crosstalk that can be reduced. In this investigation, the SPICE equivalent circuit model was built and simulation waveform of double layer serpentine delay line will be presented. Figure 1. Schematic diagram of serpentine delay line. Figure 2. Cross section of the serpentine delay line. Figure 3. Schematic diagram of the double layer serpentine delay line. Figure 4. Cross section of the double layer serpentine delay line. (line width: 5.5 mil, line spacing: 6.0 mil, line thickness: 1.13 mil, dielectric thickness : 4 mil, Є r =4.5, line length :10 cm) 2. Qualitative description An illustrative model has been proposed to qualitatively describe the crosstalk mechanism [4]. Consider the simplest case of two parallel transmission lines. A ramp pulse of risetime t r, under the assumption of weak coupling. Let τ be the per-unit-length propa- 48 Int. J. Appl. Sci. Eng., 2008. 6, 1

Analysis of Laddering Wave in Double Layer Serpentine Delay Line gation delay and l be the length of the transmission line. The crosstalk at the near and far ends can be written as V V NE FE [ V ( V ( t 2t )] ( = K NE A A d d ( = K FE td [ VA( t td )] (1) dt where t d = τ.l, V A( t ) is the voltage at the sending end of the active line, the proportional constants are 1 1 C12 L 12 K = + = NE ( kc kl ) + 4 4 C22 L11 1 1 C12 L 12 K = = FE ( kc kl ) 2 2 (2) C22 L11 where C 12 is mutual capacitance between the lines, C 22 is self capacitance of the line and L 12 is mutual inductance between the lines, L 22 is the self inductance of the line. k C and k L are the capacitive and inductive coupling coefficients between the lines. When the risetime t r, is smaller than the round-trip time 2 t d, the near end crosstalk will reach a saturated value of V NEN = K NE. V A. If 2 t d is smaller than t r, the maximum value of the near end crosstalk will reduce proportionally. The crosstalk at the far end is of a much narrower width as compared with the near end crosstalk. Consider the serpentine delay line shown in Figure 1, which consists of six parallel transmission line sections. All the sections have the same width to maintain the characteristic impedance. When the signal propagates along a certain section of the delay line, it will induce crosstalk in all other sections. If the risetime is smaller than the round-trip time 2 t d. The signal reaches the receiver at t = 6 t d. The crosstalk arriving the receiver at different time periods (at t = 2n.t d, where n is an integer) is of the same trapezoidal shape. Consequently, the whole waveform behaves like going upstairs and thus is named a laddering wave. For a serpentine delay line consisting of 2N sections, the laddering wave before the main signal arrives will include N ladders. The highest level of the laddering wave before the arrival of the main signal is 2N-1 times the value of the near end crosstalk between two adjacent transmission lines [5]. For double-layer serpentine delay line consisting of n sections in each segment (the coupling between layers were minimized by the ground plane), the highest level of the laddering wave is n-1 times the value of the near end crosstalk between two adjacent transmission lines. The n is small, therefore the amount of crosstalk will be much smaller. Owing to the spacing between serpentine segments is large, the coupling between segments is negligible. 3. Simulation Let V(z, and I (z, denote the vectors of the voltages and currents along the transmission lines, respectively. They satisfy the telegraphists equations V ( z, = [ L] I( z, z t I( z, = [ C] V ( z, z t (3) where [L] and [C] are the inductance and capacitance matrices, respectively. By a suitable change of basis, the line voltages and currents can be transformed to the modal voltages V d (z, and currents I d (z, [6]. All the modes propagate independently to each other and the propagation delay τ are different for different modes. The coupled transmission lines can be decomposed into the superposition of the modes, each of which propagates independently and can be modeled as a single ideal transmission line by SPICE [7]. The transformation from the modal voltages and currents back to the Int. J. Appl. Sci. Eng., 2008. 6, 1 49

Fang-Lin Chao line voltages and currents can be fulfilled in terms of the voltage controlled voltage sources (VCVS) and the current controlled current sources (CCCS) [8]. Consider the six-section serpentine delay line in Figure 1 having the cross section shown in Figure 2. The driver and load resistances are chosen R S = R L = 50Ω while the risetime of the source V S ( is 150 ps. The capacitance and inductance matrices can be computed once the geometries of the lines and the substrate are given [9]. The coupled transmission lines can be modeled as a PSPICE subcircuit, which consists of six single transmission lines, twelve VCVS s, and twelve CCCS s. Once a subcircuit models the coupled transmission lines, the complete circuit can be simulated by including the driver and receiver resistances and defining the nodal connections at both the near and far ends. Figure 5 shows the simulated waveform at the receiving end for the case with section length l = 10 cm. Line (a) is the waveform of serpentine line, the laddering wave in the receiving waveform behaves like the qualitative descriptions in section 2. The ripple near the jump due to different modal propagation speeds is small and negligible. Although the delay line has six sections, the receiving waveform reaches about 0.65V after four delay units. The value is greater than the receiver threshold level. Line (b) on Figure 5 is the simulation waveform of the double layer serpentine delay line. The ladder wave before the main signal arrive is only about 0.18V which did not exceed the threshold level. Hence, the crosstalk does not result in delay penalty in this case. Due to the effect of the accumulation, the laddering waves of double layer serpentine can not be depressed. The results obtained by simulation still show some minor signal distortion. Figure 5. Simulation waveform of the double layer serpentine delay line. 4. Discussion The major disadvantage of the double layer serpentine delay line is the additional via which connect serpentine segment between layers. At very high frequency, the discontinuity while the signals propagating through the via and signal lines can introduce reflection and energy loss, either radiating into the free space or exciting the radial waves between two metallization planes. At frequencies lower then 1 GHz, in this investigation, the discontinuity would physically introduce excess energy storage in the electric and magnetic fields, which can be modeled by lumped capacitance and inductance. The equivalent circuits for some basic via structures have been presented by several in- 50 Int. J. Appl. Sci. Eng., 2008. 6, 1

Analysis of Laddering Wave in Double Layer Serpentine Delay Line vestigators on the basis of quasi static analysis. Wu et al. [10] [11] applied the idea of partial equivalent element circuit (PEEC) to find the capacitances and the inductances of through hole via in the presence of power and grounding layers. As shown in Figure 6, h is the distance between plane, a 3 a 4 and a 5 are diameter of via upper metal plane and lower metal plane. Figure 7 shows the estimated equivalent capacitance for a 5 =a 4, a 5 / a 3 = 2. The additional capacitance depends on the ratio of the dielectric thickness and via diameter. Via structure might slow down the rise time of digital signal depending on its geometric parameters. Figure 6. (a) Cross section and parameter setting, (b) equivalent circuit of the double metal layer via structure. Capacitance 150 100 C 50 0 10 20 30 40 50 60 Ratio h / a3 Figure 7. Excess capacitance of via in the presence of double metal layer Int. J. Appl. Sci. Eng., 2008. 6, 1 51

Fang-Lin Chao 5. Conclusion The backward crosstalk among the sections of the serpentine delay line accumulates in phase and appears as a laddering wave in the receiving waveform. The magnitude of the laddering wave is mainly dependent on the number of the sections and the coupling coefficients between adjacent sections. SPICE simulation of signal distortion in double layer serpentine line have been performed. The laddering wave still results in notable signal distortion. But the accumulated magnitude is much lower than the threshold level, consequently it will not cause delay penalty. References [ 1] Ozawa, P. 1990. Thin film delay lines have a serpentine delay path, United States Patent 4942373. [ 2] Chao, F. L. 1993. Timing skew of equal length serpentine routing, IEEE ASIC Symposium: 546-549. [ 3] Chao, F. L. 2007. Measurement of laddering wave in lossy serpentine delay line, International Journal of Applied Science and Engineering, 4, 3: 1-12. [ 4] Feller, A. Kaupp, H. R., and Digiacomo J. J. 1965. Crosstalk and reflections in high-speed digital systems, AFIPS Conference Proceeding. I965 Fall Joint Computer Conference: 511-525. [ 5] Wu, R. B., and Chao, F. L. 1995. Laddering wave in serpentine delay line, IEEE Trans. on Components, Packaging, and Manufacturing Technology: 18: 644-650. [ 6] Chang, C. S. 1976. Electrical design methodologies, in Electronic Materials Handbook Vol. 1: Packaging, Englewood Cliffs NJ, Prentice-Hall, Inc.: 452-460. [ 7] Microsim Corporation. 2000. Circuit Analysis Reference Manual : 178-180. [ 8] Romeo, F., and Santomaro, M. 1987. Time-domain simulation of n coupled transmission lines, IEEE Transactions on Microwave Theory Technology, 35: 131-136. [ 9] Weeks, T. 1970. Calculation of coefficients of capacitance of multi-conductor transmission lines in the presence of a dielectric interface, IEEE Transactions on Microwave Theory Technology, 18: 35-43. [10] Wu, R. B. 1993. Electrical analysis of wirings in thin-film packaging (I), Research Report of National Science Council, R.O.C.: 102-103. [11] Kwei, K. Chang, Kuo, C. N., and Wu, R. B. 1994. Equivalent circuit of a through via in multi-layer environment, IEEE conference on electrical performance: 59-60. 52 Int. J. Appl. Sci. Eng., 2008. 6, 1