PRELIMINARY PRELIMINARY

Similar documents
High Speed Competitive Comparison Report. Samtec MMCX-J-P-H-ST-TH1 Mated With MMCX-P-P-H-ST-TH1 Competitor A (Mated Set) Competitor B (Mated Set)

Practical Design Considerations for Dense, High-Speed, Differential Stripline PCB Routing Related to Bends, Meanders and Jog-outs

Calibration and De-Embedding Techniques in the Frequency Domain

RF Characterization Report

Measuring PCB, Cable and Interconnect Impedance, Dielectric Constants, Velocity Factor, and Lengths

High Speed Characterization Report

Optimization of Wafer Level Test Hardware using Signal Integrity Simulation

Challenges and Solutions for Removing Fixture Effects in Multi-port Measurements

Characterization Methodology for High Density Microwave Fixtures. Dr. Brock J. LaMeres, Montana State University

The data rates of today s highspeed

Validation Report Comparison of Eye Patterns Generated By Synopsys HSPICE and the Agilent PLTS

DesignCon 2003 High-Performance System Design Conference (HP3-5)

High Speed Characterization Report

Keysight Technologies Signal Integrity Tips and Techniques Using TDR, VNA and Modeling

Aries Kapton CSP socket

High Speed Digital Systems Require Advanced Probing Techniques for Logic Analyzer Debug

Aries CSP microstrip socket Cycling test

VHDM & VHDM-L Series. High Speed. Electrical Characterization

Design and experimental realization of the chirped microstrip line

High Speed Characterization Report

A Technical Discussion of TDR Techniques, S-parameters, RF Sockets, and Probing Techniques for High Speed Serial Data Designs

Aries QFP microstrip socket

Transmission Line Theory and Advanced Measurements in the Field

High Speed Digital Systems Require Advanced Probing Techniques for Logic Analyzer Debug

Design and Optimization of a Novel 2.4 mm Coaxial Field Replaceable Connector Suitable for 25 Gbps System and Material Characterization up to 50 GHz

Logic Analyzer Probing Techniques for High-Speed Digital Systems

EQCD High Speed Characterization Summary

EE290C - Spring 2004 Advanced Topics in Circuit Design

TileCal Analogue Cable Measurement Report

Demystifying Vias in High-Speed PCB Design

IEEE CX4 Quantitative Analysis of Return-Loss

High Speed Characterization Report

High Speed Characterization Report

High Speed Characterization Report

Aries Center probe CSP socket Cycling test

Signal Integrity Tips and Techniques Using TDR, VNA and Modeling. Russ Kramer O.J. Danzy

High Speed Characterization Report

Aries Kapton CSP socket Cycling test

High Speed Characterization Report

Taking the Mystery out of Signal Integrity

DESIGN AND MANUFACTURE OF THE WIDE-BAND APERTURE-COUPLED STACKED MICROSTRIP AN- TENNA

Agilent Accurate Measurement of Packaged RF Devices. White Paper

Antenna Matching Within an Enclosure Part 1: Theory and Principle

Future challenges in high-frequency electromagnetic metrology (RF to terahertz)

Guide to CMP-28/32 Simbeor Kit

Where Did My Signal Go?

Extraction of Broadband Error Boxes for Microprobes and Recessed Probe Launches for Measurement of Printed Circuit Board Structures

Bill Ham Martin Ogbuokiri. This clause specifies the electrical performance requirements for shielded and unshielded cables.

Extraction of Frequency Dependent Transmission Line Parameters Using TDIUTDT Measurements

Improving TDR/TDT Measurements Using Normalization Application Note

Characterization and Measurement Based Modeling

Validation & Analysis of Complex Serial Bus Link Models

High Speed Characterization Report

How to anticipate Signal Integrity Issues: Improve my Channel Simulation by using Electromagnetic based model

TDR Primer. Introduction. Single-ended TDR measurements. Application Note

Wideband Low-Reflection Transmission Lines for Bare Chip on Multilayer PCB

The Design & Test of Broadband Launches up to 50 GHz on Thin & Thick Substrates

High Speed Characterization Report

Student Research & Creative Works

(a) The insertion loss is the average value of the transmission coefficient, S12 (db), in the passband (Figure 1 Label A)

PCB Crosstalk Simulation Toolkit Mark Sitkowski Design Simulation Systems Ltd Based on a paper by Ladd & Costache

Electronic Package Failure Analysis Using TDR

High Speed Characterization Report. Contact Plating Effects on Signal Integrity Gold on Post / Gold on Tail vs. Gold on Post / Matte Tin on Tail

Direct Rambus TM Signal Integrity Measurements 1

Design Guide for High-Speed Controlled Impedance Circuit Boards

TDR Impedance Measurements: A Foundation for Signal Integrity

Adjusting Signal Timing (Part 1)

Time-Domain Response of Agilent InfiniiMax Probes and Series Infiniium Oscilloscopes

APPLICATION SPECIFICATION

DesignCon Differential PCB Structures using Measured TRL Calibration and Simulated Structure De-Embedding

Nonlinear Full Wave Time Domain Solutions using FDTD_SPICE for High Speed Digital and RF

High Speed Characterization Report

High Data Rate Characterization Report

High Speed Characterization Report

EDA365. DesignCon Skew Impact Estimation on High Speed Serial Channels Using Mathematical Analysis and Accurate Lab Measurements

High Speed Characterization Report

Texas Instruments DisplayPort Design Guide

Measurement of Laddering Wave in Lossy Serpentine Delay Line

High Speed Characterization Report

Sensor and Simulation Notes. Note 505. December Development of the Impulse Slot Antenna (ISA) and Related Designs

High Speed Characterization Report

Agilent E2695A SMA Probe Head for InfiniiMax 1130 Series Active Oscilloscope Probes. User s Guide

ECE 4370: Antenna Design Fall 2012 Design Project: 5.8 GHz High-Directivity Antenna Ryan Bahr, David Giles, Brian Palmer, Dan Russo

Basic MODAMP MMIC Circuit Techniques. Application Note S001

Custom Interconnects Fuzz Button with Hardhat Test Socket/Interposer 1.00 mm pitch

VIVALDI ANTENNA SIMULATION ON DEFINING PARAMETERS, PARAMETRIC STUDY AND RESULTS

EM Noise Mitigation in Electronic Circuit Boards and Enclosures

Line Impedance Analyzer TDR 3000

RF Circuit Synthesis for Physical Wireless Design

Time Domain Reflectometry (TDR) and Time Domain Transmission (TDT) Measurement Fundamentals

DETERMINING CELL SIZE IN EMSIGHT

if the conductance is set to zero, the equation can be written as following t 2 (4)

Characterizing Non-Standard Impedance Channels with 50 Ohm Instruments

Signal Integrity Modeling and Measurement of TSV in 3D IC

SAMPULSE50GHz and SAMPULSE70GHzANT PULSER/SAMPLER DEMO BOARD

EMC Design Guidelines C4ISR EQUIPMENT & SYSTEMS

Keysight Technologies High Precision Time Domain Reflectometry (TDR) Application Note

Matched Terminated Stub for VIA Higher Technology Bandwidth Transmission. in Line Cards and Back Planes. Printed Circuit Board Operations

High Speed Digital Design & Verification Seminar. Measurement fundamentals

ECEN 5014, Spring 2009 Special Topics: Active Microwave Circuits Zoya Popovic, University of Colorado, Boulder

Transcription:

Impedance Discontinuities of Right Angle Bends 90 degree, chamfered, and radial Augusto Panella Molex Incorporated Scott McMorrow SiQual, Inc.

Introduction The results presented below are a portion of a larger study on the propagation of signals through 90 degree, chamfered, and radius bends. Not all of the data has been gathered. A subset of the data is shown below. Eventually a full set of data will be compiled in a full report. In the mean time, think of this as a set of working notes that are pertinent to the recent discussions that we wish to share a little bit early. Some Conclusions for the given transmission line structures It is possible (and rather easy) to propagate a signal to a transmission line bend with sufficient risetime to see the bend. It is very important to KNOW the risetime AT the right angle bend in order to quantify if a right angle bend is having an effect on a signal. A 90 degree bend is a discontinuity. A 90 degree bend shows a 1 ohm discontinuity relative to a 50 ohm transmission line at a 45 ps risetime. A 90 degree bend shows a ~0.65 ohm discontinuity relative to a 50 ohm transmission line at a ~65 ps risetime. A radius bend does not show any appreciable discontinuities relative to a 50 ohm transmission line at risetimes as fast as 45 ps. It is easy to see these effects with equipment that has been around for over 10 years. Some Recommendations for the given transmission line structures A radial bend is preferred when working with 65 ps risetimes and faster. Depending on system impedance tolerances and PCB manufacturing tolerance, a radial bend may be required at slower risetimes. If a 90 degree bend is required, to mimimize the effect of a 90 degree bend, DO NOT put a 90 degree bend right outside the chip package. This is a sure way to immediately provide the most degradation to the signal. It is better to allow the natural tendencies of a lossy transmission line to help you slow down your risetime BEFORE the bend. Thus reducing the impact of the bend. If the system is 50 ohms, at 45 ps, 1 ohm is 20 percent of a typical +/- 5 ohm transmission line impedance target. If the system is 50 ohms, at 65 ps, 1 ohm is 13 percent of a typical +/- 5 ohm transmission line impedance target. Some further research These are some of the tasks either to be done or already in progress. Add data for chamfered bends (PCBs are constructed data has not been gathered). Create models to further research the limits of performance of right angle bends. Confirm models to today s geometry and material. Use the models to explore different materials. Define, by TDR measurement, where the right angle discontinuity can no longer be seen (i.e. How slow must the signal be before you can start to neglect the bend?) Review the performance of right angle bends in the frequency domain. Review other literature with regards to bends in transmission line design. Create models to correlate to data provided. Use the same modeling method to explore typical cases that are seen in today s PCB designs. Further expand the analysis to cover next generation transmission line requirements.

Right Angle Bends Food (data) for thought. See the geometries and the TDR traces included in this document. The TDR data is somewhat worthless without knowing the test conditions, transmission line geometries, PCB materials, etc. Eventually, a full set of details is planned to be published / presented. At this point, I will report that this is actual data from a circa 1989 HP 54120 series TDR and the traces were constructed using a typical signal line trace width in a stripline configuration. The first discontinuity is the cable to PCB interface (including an SMA launch, via and via stub into the PCB). There is room for improvement with the PCB to cable. The impedance at the second discontinuity on Series 2 is at a risetime of 45 ps. The impedance difference at the discontinuity is about 1 ohm. Which TDR trace shows the radius bend? Series, Series2, or Series3 Which TDR trace shows the Right Angle bend? Series, Series2, or Series3 Which TDR trace shows a 50-ohm termination? Series, Series2, or Series3 52= 51= 50= 49= 48= 47= Series1= Series2= Series3= 46= 45= 44= 43= 0= 1E-10= 2E-10= 3E-10 4E-10 5E-10 6E-10 7E-10

Another example In this case, there is about 6.5 before the bend. Yes, the length of trace before each bend is the same. (not to scale) The signal was launched with a microprobe. As can be seen in the TDR data, there is a need to work on the probe pad design in order to improve the launch. Because these two traces are on the same board, the general 0.5ohm difference between the two traces is most likely related to signal trace etch differences. The rising of the TDR trace is a well-documented effect that relates to the electrical losses of the materials used in PCB construction. There is a discontinuity at about 2.25 ns? At this point, there is further PCB related signal degradation as compare to the 45 ps in the previous example, so the risetime of the signal that is seen at the bend is slower. The data is not complete yet, but preliminary calculations indicate a risetime of about 60 ps to 70 ps Which TDR trace shows the radius bend? Series or Series2 Which TDR trace shows the Right Angle bend? Series or Series2 55 54 53 52 Series1 Series2 51 50 49 0 5E-10 1E-09 1.5E-09 2E-09 2.5E-09 3E-09 3.5E-09

Here is a closer look at that discontinuity such that we can get a better idea of the magnitude of the discontinuity. There is about a 0.6 to 0.7 ohm difference at the discontinuity. 52.5 52 51.5 51 Series1 Series2 50.5 50 1.9E-09 2.0E-09 2.1E-09 2.2E-09 2.3E-09 2.4E-09 2.5E-09 Lets add some data from Microstrip Lines and Slotlines ; K.C. Gupta, Artech House, 1996 to show the correlation with predictions in microwave literature. Here is a table put together from the diagram in Gupta: edge rate bandwidth square corner loss 45 degree corner loss reflection coeffieient square corner reflection coefficient 45 degree corner 45 ps 7.7 GHz -35 db -40 db 1.78% 1% 65 ps 5.38 Ghz -39 db -44 db 1.12% 0.60% 100 ps 3.5 GHz -43 db -49 db 0.70% 0.35% 150 ps 2.3 GHz -48 db -53 db 0.40% 0.20% From the TDR measurements, which were made, we would expect the following: At 45 ps edge rate we expected to see a Z0 reduction down to 49.11 ohms, or 0.9 ohms loss. At 65 ps edge rate we expected to see a Z0 reduction down to 49.44 ohms, or 0.56 ohms loss. The numbers measured show good correlation with the VNA data which Gupta provides. (Funny how that works!) For those who are skeptical, a 5 ohm impedance mismatch to 50 ohms is equivalent to a loss of 25.6 db or 5.2% reflection coefficient. A 10 ohms impedance mismatch relates to a 19 db loss or 11.1% reflection coefficient. Does this mean the transmission line is bad? Maybe but it does shows that a right angle bend can eat up a significant amount of your impedance budget. If a system requires 50 ohms and a 10% impedance tolerance, a right angle bend will demand 20% of that budget at 45 ps and 10% of the budget at 65 ps. Other questions that come to mind If there is a contract with the PCB manufacturer is to supply PCBs with a 50 ohm +/- 10% impedance and the traces are nominally 45 ohms except at the right angle bend. Who is responsible for the cost of manufacturing the PCBs? Do radial bends help with impedance control when considering manufacturing manufacturing tolerances?