IS62WV2568ALL IS62WV2568BLL

Similar documents
IS62WV2568ALL IS62WV2568BLL

IS62/65WV2568DALL IS62/65WV2568DBLL

DECODER I/O DATA CONTROL CIRCUIT

IS62C10248AL IS65C10248AL

IS62WV20488ALL IS62WV20488BLL

IS62WV6416ALL IS62WV6416BLL

IS62WV20488ALL IS62WV20488BLL

IS62C51216AL IS65C51216AL

IS62WV25616DALL/DBLL, IS65WV25616DBLL 256K x 16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC SRAM

IS65LV256AL IS62LV256AL

IS62WV102416ALL IS62WV102416BLL IS65WV102416BLL

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

IS64WV3216BLL IS61WV3216BLL

IS61WV25616ALL/ALS IS61WV25616BLL/BLS IS64WV25616BLL/BLS

IS62WV25616ALL IS62WV25616BLL

IS61WV10248ALL IS61WV10248BLL IS64WV10248BLL

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

IS62C5128BL, IS65C5128BL

IS61C1024AL IS64C1024AL

IS62WV5128EALL/EBLL/ECLL IS65WV5128EBLL/ECLL. 512Kx8 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM FUNCTIONAL BLOCK DIAGRAM APRIL 2017

IS61WV25616ALL/ALS IS61WV25616BLL/BLS IS64WV25616BLL/BLS

IS61WV51216ALL IS61WV51216BLL IS64WV51216BLL

FUNCTIONAL BLOCK DIAGRAM

IS62WV20488FALL/BLL IS65WV20488FALL/BLL. 2Mx8 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM FUNCTIONAL BLOCK DIAGRAM NOVEMBER 2018

IS61WV25616ALL/ALS IS61WV25616BLL/BLS IS64WV25616BLL/BLS

IS63LV1024 IS63LV1024L 128K x 8 HIGH-SPEED CMOS STATIC RAM 3.3V REVOLUTIONARY PINOUT

IS61WV10248EDBLL IS64WV10248EDBLL

IS61WV102416ALL IS61WV102416BLL IS64WV102416BLL

IS61WV3216DALL/DALS IS61WV3216DBLL/DBLS IS64WV3216DBLL/DBLS

IS66WV51216DALL IS66/67WV51216DBLL

IS65C256AL IS62C256AL

IS62WV5128EHALL/BLL IS65WV5128EHALL/BLL. 512Kx8 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM JULY 2018 DESCRIPTION

IS61WV20488FALL IS61/64WV20488FBLL. 2Mx8 HIGH-SPEED ASYNCHRONOUS CMOS STATIC RAM WITH 3.3V/1.8V SUPPLY FUNCTIONAL BLOCK DIAGRAM

IS62WV25616EALL/EBLL/ECLL IS65WV25616EBLL/ECLL. 256Kx16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM FUNCTIONAL BLOCK DIAGRAM JANUARY 2018

IS61/64WV5128EFALL IS61/64WV5128EFBLL. 512Kx8 HIGH SPEED AYNCHRONOUS CMOS STATIC RAM with ECC FUNCTIONAL BLOCK DIAGRAM APRIL 2018 KEY FEATURES

IS61WV102416FALL IS61/64WV102416FBLL. 1Mx16 HIGH-SPEED ASYNCHRONOUS CMOS STATIC RAM WITH 3.3V/1.8V SUPPLY FUNCTIONAL BLOCK DIAGRAM

IS62WV102416FALL/BLL IS65WV102416FALL/BLL. 1Mx16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM FUNCTIONAL BLOCK DIAGRAM MARCH 2018

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

IS61WV2568EDBLL IS64WV2568EDBLL

IS61/64WV25616FALL IS61/64WV25616FBLL. 256Kx16 HIGH SPEED AYNCHRONOUS CMOS STATIC RAM FUNCTIONAL BLOCK DIAGRAM APRIL 2018 KEY FEATURES DESCRIPTION

IS65C256AL IS62C256AL

IS61WV6416DALL/DALS IS61WV6416DBLL/DBLS IS64WV6416DBLL/DBLS

IS61/64WV12816EFALL IS61/64WV12816EFBLL. 128Kx16 HIGH SPEED AYNCHRONOUS CMOS STATIC RAM with ECC FUNCTIONAL BLOCK DIAGRAM APRIL 2018 KEY FEATURES

DESCRIPTION DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

IS62C25616EL, IS65C25616EL

IS62WV102416GALL/BLL IS65WV102416GALL/BLL. 1024Kx16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM. FUNCTIONAL Block Diagram NOVEMBER 2017

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

IS62WV10248EALL/BLL IS65WV10248EALL/BLL. 1Mx8 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

IS61WV10248EEALL IS61/64WV10248EEBLL. 1Mx8 HIGH SPEED AYNCHRONOUS CMOS STATIC RAM with ECC FUNCTIONAL BLOCK DIAGRAM OCTOBER 2018

64K x 16 HIGH-SPEED CMOS STATIC RAM JUNE 2005

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

IS61C25616AL IS61C25616AS IS64C25616AL IS64C25616AS

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

IS62WV51216EFALL/BLL IS65WV51216EFALL/BLL. 512Kx16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM with ECC FUNCTIONAL BLOCK DIAGRAM AUGUST 2017

IS62/65WV102416EALL IS62/65WV102416EBLL. 1Mx16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

IS62WV25616EHALL/BLL IS65WV25616EHALL/BLL. 256Kx16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM with ECC FUNCTIONAL BLOCK DIAGRAM

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

DESCRIPTION DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

IS61WV25616LEBLL IS64WV25616LEBLL. 256Kx16 HIGH SPEED ASYNCHRONOUS CMOS STATIC RAM with LATCHED ADDRESS & ECC FUNCTIONAL BLOCK DIAGRAM

IS61WV25632ALL/ALS IS61WV25632BLL/BLS IS64WV25632BLL/BLS

DESCRIPTION ECC. Array 1Mx5

DESCRIPTION DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

IS61WV25616MEBLL IS64WV25616MEBLL. 256Kx16 HIGH SPEED ASYNCHRONOUS CMOS STATIC RAM with ADMUX & ECC FUNCTIONAL BLOCK DIAGRAM

IDT CMOS Static RAM 1 Meg (256K x 4-Bit)

CMOS STATIC RAM 1 MEG (128K x 8-BIT)

Rev. No. History Issue Date Remark

Rev. No. History Issue Date Remark

LY62L K X 8 BIT LOW POWER CMOS SRAM

10/February/07, v.1.0 Alliance Memory Inc. Page 1 of 13

CMOS Static RAM 1 Meg (128K x 8-Bit) IDT71024S

I/O1 ~ I/O8 I/O9 ~ I/O16 I/O9 ~ I/O16 I/O1 ~ I/O8

3.3V CMOS Static RAM 1 Meg (64K x 16-Bit) Description OBSOLESCENCE ORDER 71V016SA. Row / Column Decoders. Sense Amps and Write Drivers

IDT71V424S/YS/VS IDT71V424L/YL/VL


LY K X 8 BIT LOW POWER CMOS SRAM

3.3V CMOS Static RAM 4 Meg (256K x 16-Bit)

16Mb LOW VOLTAGE, ULTRA LOW POWER PSEUDO CMOS STATIC RAM IS66WV1M16EALL IS66/67WV1M16EBLL DESCRIPTION. Features FUNCTIONAL BLOCK DIAGRAM JANUARY 2018

Document Title. Revision History. 32Kx8 bit Low Power CMOS Static RAM. Remark. History. Revision No. Draft Data. Design target. Initial draft 0.

I/O1 ~ I/O8 I/O9 ~ I/O16 I/O9 ~ I/O16 I/O1 ~ I/O8

Document Title. Revision History. 256Kx16 bit Low Power and Low Voltage CMOS Static RAM. Draft Date. Revision No. History. Remark.

Very Low Power/Voltage CMOS SRAM 1M X 16 bit DESCRIPTION. SPEED (ns) 55ns : 3.0~3.6V 70ns : 2.7~3.6V BLOCK DIAGRAM

Very Low Power/Voltage CMOS SRAM 512K X 16 bit DESCRIPTION. SPEED ( ns ) STANDBY. ( ICCSB1, Max ) 55ns : 3.0~5.5V 70ns : 2.7~5.5V

LY K X 8 BIT LOW POWER CMOS SRAM

CMOS SRAM. KM684000B Family. Document Title. Revision History. 512Kx8 bit Low Power CMOS Static RAM. Revision No. History. Remark. Draft Date 0.

LY62L K X 8 BIT LOW POWER CMOS SRAM

CMOS StaticRAM 16K (4K x 4-BIT) CACHE-TAG RAM

JANUARY/2008, V 1.0 Alliance Memory Inc. Page 1 of 11

PRELIMINARY PRELIMINARY

Revision No History Draft Date Remark. 10 Initial Revision History Insert Jul Final

UM61512A Series 64K X 8 BIT HIGH SPEED CMOS SRAM. Features. General Description. Pin Configurations UM61512AV UM61512A

HY62256A Series 32Kx8bit CMOS SRAM

HY62WT08081E Series 32Kx8bit CMOS SRAM

IDT71V016SA/HSA. 3.3V CMOS Static RAM 1 Meg (64K x 16-Bit)

UTRON UT K X 8 BIT LOW POWER CMOS SRAM

power and 32,786 x 8-bits and outputs -2.0V(min.) data fabricated using

Item Previous Current 8ns 110mA 80mA. 10ns 90mA 65mA 12ns 80mA 55mA 15ns 70mA 45mA 8ns 130mA 100mA

Transcription:

IS62WV2568ALL IS62WV2568BLL 256K x 8 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM Long-term Support NOVEMBER 2016 FEATURES High-speed access time: 45ns, 55ns, 70ns CMOS low power operation 36 mw (typical) operating 9 µw (typical) CMOS standby TTL compatible interface levels Single power supply 1.65V--2.2V Vcc (62WV2568ALL) 2.5V--3.6V Vcc (62WV2568BLL) Fully static operation: no clock or refresh required Three state outputs Industrial temperature available Lead-free available DESCRIPTION The ISSI IS62WV2568ALL / IS62WV2568BLL are highspeed, 2M bit static RAMs organized as 256K words by 8 bits. It is fabricated using ISSI's high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields highperformance and low power consumption devices. When is HIGH (deselected) or when is low (deselected), the device assumes a standby mode at which the power dissipation can be reduced down with CMOS input levels. Easy memory expansion is provided by using Chip Enable and Output Enable inputs. The active LOW Write Enable (WE) controls both writing and reading of the memory. The IS62WV2568ALL and IS62WV2568BLL are packaged in the JEDEC standard 32-pin TSOP (TYPE I), stsop (TYPE I), and 36-pin mini BGA. FUNCTIONAL BLOCK DIAGRAM A0-A17 DECODER 256K x 8 MEMORY ARRAY VCC GND I/O0-I/O7 I/O DATA CIRCUIT COLUMN I/O OE WE CONTROL CIRCUIT Copyright 2016 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products. Integrated Silicon Solution, Inc. www.issi.com 1-800-379-4774 1

PIN DESCRIPTIONS A0-A17 Address Inputs Chip Enable 1 Input Chip Enable 2 Input OE Output Enable Input WE Write Enable Input I/O0-I/O7 Input/Output NC No Connection Vcc Power GND Ground PIN CONFIGURATION 36-pin mini BGA (B) (6mm x 8mm) 32-pin TSOP (TYPE I), stsop (TYPE I) 1 2 3 4 5 6 A B C D E F G H A0 I/O4 I/O5 GND Vcc I/O6 I/O7 A9 A1 A2 OE A10 WE NC NC A11 A3 A4 A5 A17 A16 A12 A6 A7 A15 A13 A8 I/O0 I/O1 Vcc GND I/O2 I/O3 A14 A11 A9 A8 A13 WE A15 VCC A17 A16 A14 A12 A7 A6 A5 A4 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 OE A10 I/O7 I/O6 I/O5 I/O4 I/O3 GND I/O2 I/O1 I/O0 A0 A1 A2 A3 2 Integrated Silicon Solution, Inc. www.issi.com

ABSOLUTE MAXIMUM RATINGS (1) Symbol Parameter Value Unit Vterm Terminal Voltage with Respect to GND 0.2 to Vcc+0.3 V Tstg Storage Temperature 65 to +150 C Pt Power Dissipation 1.0 W Note: 1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. OPERATING RANGE (Vcc) Range Ambient Temperature IS62WV2568ALL IS62WV2568BLL Commercial 0 C to +70 C 1.65V - 2.2V 2.5V - 3.6V Industrial 40 C to +85 C 1.65V - 2.2V 2.5V - 3.6V DC ELECTRICAL CHARACTERISTICS (Over Operating Range) Symbol Parameter Test Conditions Vcc Min. Max. Unit Voh Output HIGH Voltage Ioh = -0.1 ma 1.65-2.2V 1.4 V Ioh = -1 ma 2.5-3.6V 2.2 V Vol Output LOW Voltage Iol = 0.1 ma 1.65-2.2V 0.2 V Iol = 2.1 ma 2.5-3.6V 0.4 V Vih Input HIGH Voltage 1.65-2.2V 1.4 Vcc + 0.2 V 2.5-3.6V 2.2 Vcc + 0.3 V Vil (1) Input LOW Voltage 1.65-2.2V 0.2 0.4 V 2.5-3.6V 0.2 0.6 V Ili Input Leakage GND Vin Vcc 1 1 µa Ilo Output Leakage GND Vout Vcc, Outputs Disabled 1 1 µa Notes: 1. Undershoot: -1.0V for pulse width less than 10ns. Not 100% tested. 2. Overshoot: Vdd + 1.0V for pulse width less than 10ns. Not 100% tested. Integrated Silicon Solution, Inc. www.issi.com 3

CAPACITANCE (1) Symbol Parameter Conditions Max. Unit Cin Input Capacitance Vin = 0V 8 pf Cout Input/Output Capacitance Vout = 0V 10 pf Note: 1. Tested initially and after any design or process changes that may affect these parameters. AC TEST CONDITIONS Parameter 62WV2568ALL 62WV2568BLL (Unit) (Unit) Input Pulse Level 0.4V to Vcc-0.2V 0.4V to Vcc-0.3V Input Rise and Fall Times 5 ns 5ns Input and Output Timing Vref Vref and Reference Level Output Load See Figures 1 and 2 See Figures 1 and 2 1.65-2.2V 2.5V - 3.6V R1(Ω) 3070 3070 R2(Ω) 3150 3150 Vref 0.9V 1.5V Vtm 1.8V 2.8V AC TEST LOADS VTM R1 VTM R1 OUTPUT OUTPUT 30 pf Including jig and scope R2 5 pf Including jig and scope R2 Figure 1 Figure 2 4 Integrated Silicon Solution, Inc. www.issi.com

POWER SUPPLY CHARACTERISTICS (1) (Over Operating Range) 62WV2568ALL (1.65V - 2.2V) Symbol Parameter Test Conditions Max. Unit 70ns Icc Vcc Dynamic Operating Vcc = Max., Com. 15 ma Supply Current Iout = 0 ma, f = fmax Ind. 15 Icc1 Operating Supply Vcc = Max., Com. 3 ma Current Iout = 0 ma, f = 0 Ind. 3 Isb1 TTL Standby Current Vcc = Max., Com. 0.3 ma (TTL Inputs) Vin = Vih or Vil Ind. 0.3 = Vih, = Vil, f = 1 MHz Isb2 CMOS Standby Vcc = Max., Com. 5 µa Current (CMOS Inputs) Vcc 0.2V, Ind. 10 0.2V, Vin Vcc 0.2V, or Vin 0.2V, f = 0 Note: 1. At f = fmax, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change. POWER SUPPLY CHARACTERISTICS (1) (Over Operating Range) 62WV2568BLL (2.5V - 3.6V) Symbol Parameter Test Conditions Max. Max. Max. Unit 45ns 55ns 70ns Icc Vcc Dynamic Operating Vcc = Max., Com. 35 30 25 ma Supply Current Iout = 0 ma, f = fmax Ind. 40 35 30 Isb1 TTL Standby Current Vcc = Max., Com. 0.3 0.3 0.3 ma (TTL Inputs) Vin = Vih or Vil Ind. 0.3 0.3 0.3 = Vih, = Vil, f = 1 MHz Isb2 CMOS Standby Vcc = Max., Com. 10 10 10 µa Current (CMOS Inputs) Vcc 0.2V, Ind. 10 10 10 0.2V, Vin Vcc 0.2V, or Vin 0.2V, f = 0 Note: 1. At f = fmax, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change. Integrated Silicon Solution, Inc. www.issi.com 5

READ CYCLE SWITCHING CHARACTERISTICS (1) (Over Operating Range) 45ns 55ns 70ns Symbol Parameter Min. Max. Min. Max. Min. Max Unit trc Read Cycle Time 45 55 70 ns taa Address Access Time 45 55 70 ns toha Output Hold Time 10 10 10 ns tacs1/tacs2 / Access Time 45 55 70 ns tdoe OE Access Time 20 25 35 ns thzoe (2) OE to High-Z Output 15 20 25 ns tlzoe (2) OE to Low-Z Output 5 5 5 ns thzcs1/thzcs2 (2) / to High-Z Output 0 15 0 20 0 25 ns tlzcs1/tlzcs2 (2) / to Low-Z Output 10 10 10 ns Notes: 1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 0.9V, input pulse levels of 0.4 to 1.4V and output loading specified in Figure 1. 2. Tested with the load in Figure 2. Transition is measured ±500 mv from steady-state voltage. Not 100% tested. AC WAVEFORMS READ CYCLE NO. 1 (1,2) (Address Controlled) ( = OE = Vil, = WE = Vih) ADDRESS trc toha taa toha DOUT PREVIOUS DATA VALID DATA VALID 6 Integrated Silicon Solution, Inc. www.issi.com

AC WAVEFORMS READ CYCLE NO. 2 (1,3) (,, OE Controlled) ADDRESS trc taa toha OE tdoe thzoe tlzoe DOUT ta/ta tlz/ tlz HIGH-Z thzcs DATA VALID Notes: 1. WE is HIGH for a Read Cycle. 2. The device is continuously selected. OE, = Vil. =WE=Vih. 3. Address is valid prior to or coincident with LOW and HIGH transition. Integrated Silicon Solution, Inc. www.issi.com 7

WRITE CYCLE SWITCHING CHARACTERISTICS (1,2) (Over Operating Range) 45ns 55ns 70ns Symbol Parameter Min. Max. Min. Max. Min. Max Unit twc Write Cycle Time 45 55 70 ns tscs1/tscs2 / to Write End 35 45 60 ns taw Address Setup Time to Write End 35 45 60 ns tha Address Hold from Write End 0 0 0 ns tsa Addrress Setup Time 0 0 0 ns tpwe WE Pulse Width 35 40 50 ns tsd Data Setup to Write End 20 25 30 ns thd Data Hold from Write End 0 0 0 ns thzwe WE LOW to High-Z Output 20 20 20 ns tlzwe WE HIGH to Low-Z Output 5 5 5 ns Notes: 1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 0.9V, input pulse levels of 0.4V to 1.4V and output loading specified in Figure 1. 2. The internal write time is defined by the overlap of LOW, HIGH and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write. 3. Tested with the load in Figure 2. Transition is measured ±500 mv from steady-state voltage. Not 100% tested. AC WAVEFORMS WRITE CYCLE NO. 1 (/ Controlled, OE = HIGH or LOW) ADDRESS twc ts tha ts WE taw tpwe tsa thzwe tlzwe DOUT DATA UNDEFINED HIGH-Z tsd thd DIN DATA-IN VALID 8 Integrated Silicon Solution, Inc. www.issi.com

AC WAVEFORMS WRITE CYCLE NO. 2 (WE Controlled: OE is HIGH During Write Cycle) ADDRESS twc OE ts ts tha WE taw tpwe tsa thzwe tlzwe DOUT DATA UNDEFINED HIGH-Z tsd thd DIN DATA-IN VALID WRITE CYCLE NO. 3 (WE Controlled: OE is LOW During Write Cycle) ADDRESS twc OE ts ts tha WE taw tpwe tsa thzwe tlzwe DOUT DATA UNDEFINED HIGH-Z tsd thd DIN DATA-IN VALID Integrated Silicon Solution, Inc. www.issi.com 9

DATA RETENTION SWITCHING CHARACTERISTICS Symbol Parameter Test Condition Min. Max. Unit Vdr Vcc for Data Retention See Data Retention Waveform 1.0 3.6 V Idr Data Retention Current Vcc = 1.0V, Vcc 0.2V 10 µa tsdr Data Retention Setup Time See Data Retention Waveform 0 ns trdr Recovery Time See Data Retention Waveform trc ns DATA RETENTION WAVEFORM ( Controlled) t SDR Data Retention Mode t RDR V CC 3.0V 2.2V V DR GND V CC - 0.2V DATA RETENTION WAVEFORM ( Controlled) Data Retention Mode 3.0 V CC 2.2V V DR 0.4V GND t SDR 0.2V t RDR 10 Integrated Silicon Solution, Inc. www.issi.com

ORDERING INFORMATION IS62WV2568ALL (1.65V - 2.2V) Industrial Range: 40 C to +85 C Speed (ns) Order Part No. Package 70 IS62WV2568ALL-70TLI TSOP, TYPE I, Lead-free 70 IS62WV2568ALL-70BI mini BGA (6mm x 8mm) 70 IS62WV2568ALL-70BLI mini BGA (6mm x 8mm), Lead-free 70 IS62WV2568ALL-70HLI stsop, TYPE I, Lead-free IS62WV2568BLL (2.5V - 3.6V) Commercial Range: 0 C to +70 C Speed (ns) Order Part No. Package 70 IS62WV2568BLL-70B mini BGA (6mm x 8mm) Industrial Range: 40 C to +85 C Speed (ns) Order Part No. Package 45 IS62WV2568BLL-45TLI TSOP, TYPE I, Lead-free 45 IS62WV2568BLL-45BLI mini BGA (6mm x 8mm), Lead-free 45 IS62WV2568BLL-45HLI stsop, TYPE I 55 IS62WV2568BLL-55TLI TSOP, TYPE I, Lead-free 55 IS62WV2568BLL-55BI mini BGA (6mm x 8mm) 55 IS62WV2568BLL-55BLI mini BGA (6mm x 8mm), Lead-free 55 IS62WV2568BLL-55HLI stsop, TYPE I, Lead-free 70 IS62WV2568BLL-70BI mini BGA (6mm x 8mm) Integrated Silicon Solution, Inc. www.issi.com 11

12 Integrated Silicon Solution, Inc. www.issi.com

Integrated Silicon Solution, Inc. www.issi.com 13

NOTE : 1. CONTROLLING DIMENSION : MM. 2. Reference document : JEDEC MO-207 Package Outline 08/12/2008 14 Integrated Silicon Solution, Inc. www.issi.com