B.C.A 2017 DIGITAL ELECTRONICS BCA104T MODULE SPECIFICATION SHEET. Course Outline

Similar documents
Paper No. Name of the Paper Theory marks Practical marks Periods per week Semester-I I Semiconductor

NORTH MAHARASHTRA UNIVERSITY. F.Y. B. Sc. Electronics. Syllabus. Wieth effect from june2015

Electronic Components And Circuit Analysis

NORTH MAHARASHTRA UNIVERSITY, JALGAON

Veer Narmad South Gujarat University, Surat

SEMESTER SYSTEM, A. PROPOSED SCHEME FOR B.Sc. ELECTRONICS (PASS) COURSE. B.Sc. (ELECTRONICS MAINTENANCE) COURSE

S-[F] NPW-02 June All Syllabus B.Sc. [Electronics] Ist Year Semester-I & II.doc - 1 -

GUJARAT TECHNOLOGICAL UNIVERSITY, AHMEDABAD, GUJARAT COURSE CURRICULUM. Course Title: Digital Electronics (Code: )

Digital. Design. R. Ananda Natarajan B C D

Syllabus for: Electronics for F Y B Sc (Electronics) Semester- 1 (With effect from June 2014) PAPER I: Basic Electrical Circuits

Scheme & Syllabus. New. B.Sc. Electronics. (Pass /Maintenance) Course. I st to IV th Semester. w.e.f. July Devi Ahilya Vishwavidyalaya,

Digital Electronic Concepts

Digital Applications (CETT 1415) Credit: 4 semester credit hours (3 hours lecture, 4 hours lab) Prerequisite: CETT 1403 & CETT 1405

Number system: the system used to count discrete units is called number. Decimal system: the number system that contains 10 distinguished

PESIT BANGALORE SOUTH CAMPUS BASIC ELECTRONICS

Laboratory Manual CS (P) Digital Systems Lab

Digital Applications (CETT 1415) Credit: 4 semester credit hours (3 hours lecture, 4 hours lab) Prerequisite: CETT 1403 & CETT 1405

ELECTRONICS ADVANCED SUPPLEMENTARY LEVEL

Course Outline Cover Page

LESSON PLAN. Sub Code & Name: ME2255 Electronics and Microprocessors Unit : I Branch : ME Semester: IV UNIT I SEMICONDUCTORS AND RECTIFIERS 9

JEFFERSON COLLEGE COURSE SYLLABUS ETC255 INTRODUCTION TO DIGITAL CIRCUITS. 6 Credit Hours. Prepared by: Dennis Eimer

Preface... iii. Chapter 1: Diodes and Circuits... 1

Department of Electronics and Communication Engineering

Digital Electronics Course Objectives

VIVEKANAND COLLEGE (AUTONOMOUS), KOLHAPUR B.

SILVER OAK COLLEGE OF ENGINEERING & TECHNOLOGY ADITYA SILVER OAK INSTITUTE OF TECHNOLOGY

Basic Electronics SYLLABUS BASIC ELECTRONICS. Subject Code : 15ELN15/25 IA Marks : 20. Hrs/Week : 04 Exam Hrs. : 03. Total Hrs. : 50 Exam Marks : 80

"Education for Knowledge, Science and Culture" - Shikshanmaharshi Dr. Bapuji Salunkhe Shri Swami Vivekanand Shikshan Sanstha's

Objective Questions. (a) Light (b) Temperature (c) Sound (d) all of these

ELECTRICAL ELECTRONICS ENGINEERING

DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING Question Bank

Unit level 4 Credit value 15. Introduction. Learning Outcomes

Government of Karnataka Department of Technical Education Board of Technical Examinations, Bengaluru

R.B.V.R.R. WOMEN S COLLEGE (AUTONOMOUS) Narayanaguda, Hyderabad. ELECTRONIC PRINCIPLES AND APPLICATIONS

IES Digital Mock Test

Fan in: The number of inputs of a logic gate can handle.

R09. 1.a) State and explain Kirchoff s laws. b) In the circuit given below Figure 1 find the current through 5 Ω resistor. [7+8] FIRSTRANKER.

Basic Electronics Important questions

*************************************************************************

ELECTRONICS WITH DISCRETE COMPONENTS

ELECTRONIC CIRCUITS. Time: Three Hours Maximum Marks: 100

Digital Electronics. A. I can list five basic safety rules for electronics. B. I can properly display large and small numbers in proper notation,

Introduction. BME208 Logic Circuits Yalçın İŞLER

Syllabus: Digital Electronics (DE) (Project Lead The Way)

Introduction to Digital Logic Missouri S&T University CPE 2210 Exam 1 Logistics

LOGIC DIAGRAM: HALF ADDER TRUTH TABLE: A B CARRY SUM. 2012/ODD/III/ECE/DE/LM Page No. 1

Gujarat University B. Sc. Electronics Semester I: ELE (Effective from: )

SILVER OAK COLLEGE OF ENGINEERING & TECHNOLOGY ADITYA SILVER OAK INSTITUTE OF TECHNOLOGY

Multiple Category Scope and Sequence: Scope and Sequence Report For Course Standards and Objectives, Content, Skills, Vocabulary

Lesson Plan. Week Theory Practical Lecture Day. Topic (including assignment / test) Day. Thevenin s theorem, Norton s theorem

S.E. Sem. III [ETRX] Control System Engineering SYLLABUS

Module 4: Design and Analysis of Combinational Circuits 1. Module-4. Design and Analysis of Combinational Circuits

Asst. Prof. Thavatchai Tayjasanant, PhD. Power System Research Lab 12 th Floor, Building 4 Tel: (02)

Electronic Devices & Circuit and Digital Electronics

DIGITAL ELECTRONICS QUESTION BANK

Digital Logic Circuits

SEMICONDUCTOR ELECTRONICS: MATERIALS, DEVICES AND SIMPLE CIRCUITS. Class XII : PHYSICS WORKSHEET

SRV ENGINEERING COLLEGE SEMBODAI RUKMANI VARATHARAJAN ENGINEERING COLLEGE SEMBODAI

Introduction to Digital Electronics

LIST OF EXPERIMENTS. KCTCET/ /Odd/3rd/ETE/CSE/LM

DEPARTMENT OF PHYSICS PHYS*2040 W'09. Fundamental Electronics and Sensors. Lecturer: Dr. Ralf Gellert MacN 450 Ext

Section:A Very short answer question

Odd-Prime Number Detector The table of minterms is represented. Table 13.1

Electronic Circuits I. Instructor: Dr. Alaa Mahmoud

CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam

Winter 14 EXAMINATION Subject Code: Model Answer P a g e 1/28

Academic Course Description. BHARATH University Faculty of Engineering and Technology Department of Electrical and Electronics Engineering

Theory. Week. Lecture Day. TOPICS Week TOPICS. Intoduction Overview of DC Circuits. 1.use of measuring instruments-multimeter,cro etc.

CHAPTER FORMULAS & NOTES

Lecture 15 Analysis of Combinational Circuits


CS302 - Digital Logic Design Glossary By

M.Sc. Electronics Semester-II. Digital Electronics System & Design MSE-06 Full Marks: 100. Unit-1: Number Systems:

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) SUMMER-16 EXAMINATION Model Answer

SETH JAI PARKASH POLYTECHNIC, DAMLA

R & D Electronics DIGITAL IC TRAINER. Model : DE-150. Feature: Object: Specification:

EEE 301 Digital Electronics

(CSC-3501) Lecture 6 (31 Jan 2008) Seung-Jong Park (Jay) CSC S.J. Park. Announcement

Scheme & Syllabus. New. B.Sc. Electronics. (Honours) Course. I st to IV th Semester. w.e.f. July Devi Ahilya Vishwavidyalaya,

NEW HORIZON PRE UNIVERSITY COLLEGE LESSON PLAN FOR THE ACADEMIC YEAR Department of ELECTRONICS

BASIC CIRCUIT THEORY

Chapter 3 Digital Logic Structures

Chapter 8. Chapter 9. Chapter 6. Chapter 10. Chapter 11. Chapter 7

ELHT-301: Digital Electronics. THEORY Marks: 100

Frequently Asked Questions GE6252 BEEE UNIT I ELECTRICAL CIRCUITS AND MEASUREMENTS

OBJECTIVE TYPE QUESTIONS FOR PRACTICAL EXAMINATION Subject : Electronics-I ( EC 112)

Sri Satya Sai University Of Technology And Medical Sciences, Sehore(M.P)

Number of Lessons:155 #14B (P) Electronics Technology with Digital and Microprocessor Laboratory Completion Time: 42 months

University of Technology

NEW HORIZON PRE UNIVERSITY COLLEGE LESSON PLAN FOR THE ACADEMIC YEAR Department of ELECTRONICS

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) MODEL ANSWER

Scheme & Syllabus. B.Sc. Electronics. Honours Course. I st & II nd Semester. w.e.f. July Devi Ahilya Vishwavidyalaya, Indore (M.P.

Name: Class: Date: 1. As more electronic systems have been designed using digital technology, devices have become smaller and less powerful.

1.) If a 3 input NOR gate has eight input possibilities, how many of those possibilities result in a HIGH output? (a.) 1 (b.) 2 (c.) 3 (d.) 7 (e.

OBJECTIVE TYPE QUESTIONS

Associate In Applied Science In Electronics Engineering Technology Expiration Date:

Analog Electronic Circuits

ECE 124 Digital Circuits and Systems Winter 2011 Introduction Calendar Description:

COURSE OUTLINE. School of Engineering Technology and Applied Science

SCHEME & SYLLABUS FOR UNDERGRADUATE PROGRAMME IN ELECTRONICS

Transcription:

Course Outline B.C.A 2017 DIGITAL ELECTRONICS BCA104T MODULE SPECIFICATION SHEET The purpose of the course is to teach principles of digital electronics. This course covers varieties of topics including number systems, Boolean algebra, logic families, combinational and sequential circuits, realisation of Flip Flops and other related topics. Upon completion, students should be able to construct, analyze, verify, and troubleshoot digital circuits using appropriate techniques and test equipment. Also, this course provides an introduction of fundamentals of electronics, network theorems, and AC fundamentals. Within this context it introduces the Semiconductors and its types, Semiconductor Diode and types of rectifiers. Faculty Details LAVISHA Assistant Professor Department of BCA lavisha@pes.edu PES DEGREE COLLEGE BANGALORE SOUTH CAMPUS Affiliated to Bangalore University

1. GENERAL INFORMATION Academic Year : 2017 Semester : I Title Code Duration Lectures 60 COMPUTER BCA104T Seminars 0 ARCHITECTURE Total: 60 Credits: 02 2. PRE REQUIREMENT STATEMENT Fundamental knowledge of physics concepts is required. 3. COURSE RELEVANCE To understand various digital systems and their applications. To learn about the design principles of different digital electronic circuits. To study the applications of different digital electronic circuits. 4. LEARNING OUTCOMES After studying this course, student should be able to: Analyze different methods used for simplification of Boolean expressions. Perform decimal, octal, hexadecimal, and binary conversions. Design and implement Combinational circuits. Design and implement Sequential circuits. Use of modern engineering tools, techniques, equipments for designing and testing Electronics and Communication Engineering systems. Familiarize with the analysis and design of various electronic circuits along with their applications in various electronic products. 5. VENUE AND HOURS/WEEK All lectures will normally be held on VII/VIII Floor. Lecture Sessions / Week: 05 6. MODULE MAP Session # Modules (Chapters) Topic Details 1. Introduction to network theorems and AC fundamentals 2. UNIT 1 Ohm s law: Statement, explanation. 3. Chapter 1 Kirchhoff s law: Statement & explanation of KCL and KVL 4. Fundamentals of Mesh/loop analysis (up to 2 loops) and node voltage method, Electronics Numerical problems. Cumulativ e % of Portions Covered Page 2 of 11

5. Chapter 2 Network Delta/star and star/delta transformation: No derivation for Theorems Interco version equations 18% 6. Chapter 3 AC Fundamentals Introduction of network, port of network (one port network, two port network), unilateral network, bilateral network, linear network. Need for application of network theorems. 7. Superposition theorem: statement, (only with TWO voltage sources) steps to apply the theorem explanation by considering a simple resistive network and problems. 8. Thevenin s theorem: Statement, (Only with ONE voltage source) Steps to apply the theorem, explanation by considering a simple resistive networking and problems. 9. Norton s theorem: Statement, (Only with ONE voltage source) steps to apply the theorem, explanation by considering a simple resistive network and problems. 10. Maximum power transfer theorem: Statement, explanation of theorem by considering a simple resisting network, expression for maximum power deliver (P L (max) =Vth2/4Rth) (no derivation) graph of Vs Pl, numerical problems and applications. 11. Reciprocity theorem, Statement, explanation using resistive network with dc source and numerical problems 12. AC Fundamentals: Representation of ac sine wave, instantaneous value, peak value, peak to peak value, average value, r.m.s value cycle, time period, frequency. (No derivations, only mention the expressions) Representation of non sinusoidal waves. 13. Semiconductor Devices: Introduction, atomic structure, energy level, energy band diagram in solids, 14. UNIT 2 Chapter 4 - classification of conductors, insulators and semiconductors. Semiconductor, properties, crystal structure of semiconductor, types intrinsic and extrinsic semiconductor. 15. Semiconductors Chapter 5 Semiconductor Diode Intrinsic semiconductor: Crystal structure (Ge& Si), thermal generated charges (electron and holes) carriers the effect temp on their motion. Extrinsic semiconductor: Doping, donor acceptor impurities, c- 16. type, p-type semiconductor, majority and minority carriers, Chapter 6 Rectifiers their currents, concept of immobile ions. Semiconductor devices : PN junction diode, formation of pn 17. Chapter 7 Logic junction layer, potential barrier, energy level diagram of pn families junction, Biasing of pn junction, 38% 18. behaviour of pn junction under forward and reverse biasing, break down in pn junction, avalanche and zener break down. Diode characteristics; V-I characteristic, forward and reverse 19. bias, diode parameters, bulk resistance, knee voltage, static and dynamic resistance, PIV. 20. Application of diode; As a rectifier, as logic gate, as a switch, etc. Page 3 of 11

21. Rectifier, types, Half wave Full wave. Half wave rectifier: Circuit, working, wave forms and expression for ripple factor 22. and efficiency (no derivation), advantages & disadvantages. Bridge wave rectifier: Circuit, working, wave forms and 23. expressions for ripple factor and efficiently (no derivation), advantages & disadvantages. Logic families: Scale of integration, Digital IC s, classifications, 24. DTL, TTL, ECL, MOS, CMOS, Mention of features: speed of operation, power dissipation, propagation delay, fan-in, fan-out. UNIT 3 Number Systems: Introduction to number systems positional and non-positional, Base /Radix. Decimal number system- 25. Definition, digits, radix/base, Binary number system Bit Byte, Conversions: Binary to Decimal and Decimal to Binary. 26. 27. Chapter 8 Number Systems Chapter 9 Binary Codes Chapter 10 Boolean algebra Chapter 11 K Map Octal number system- Conversion from Octal to Decimal to Octal, Octal to Binary and binary to Octal Hexadecimal number system Conversion : Decimal to Hex, Hex to decimal, Hex to Binary, Binary to Hex, Octal to Hex, Hex to Octal 28. Binary, arithmetic binary addition, subtraction, multiplication and division (only Integer part). 29. 1 s and 2 s compliment: 2 s complement subtraction. 30. Binary code: BCD numbers, 8421 code, 2421 code- examples and applications. Gray code Conversions-Gray to binary and Binary to Gray, application of gray code (Mention only). Excess- 3 code self complimenting property and applications. Definition and nature of ASCII code. Introduction to error 31. detection and correction code, parity check. Boolean algebra:-laws and theorems. AND, OR, NOT Laws, Commutative law, associative law, distributive law, Duality 32. theorem. Demorgan s theorems-statements, proof using truth tables; 33. Simplification of Boolean expressions using Boolean laws. 34. 35. 36. Definition of product term, sum term, minterm, maxterm, SOP, standard POS and Standard POS. Conversion of Boolean expression to Standard SOP and Standard POS forms. Karnaugh maps-definition of Karnaugh map, K- map for 2, 3 and 4 variables. Conversion of truth tables into k-map grouping of cells, redundant groups Don t care conditions Karnaugh map technique to solve 3 variable and 4 variable expressions. Simplification of 3 and 4 variable Boolean expression using K-maps (SOP only) 58% 37. UNIT 4 Logic Gates: AND Gate: Definition, symbol truth table, timing diagram, Pin diagram of IC 7408. Page 4 of 11

38. 39. 40. 41. Chapter 12- Logic Gates Chapter 13 Combinational Logic OR Gate: Definition, symbol, truth table, timing diagram of IC 7432. NOT Gate: Definition symbol, truth table, timing diagram, Pin diagram of IC 7404. NAND Gate: Definition, symbol, truth table, Pin diagram of IC 7400, NOR Gate: Definition, symbol, truth table, timing diagram, Pin diagram of IC 7402. Exclusive OR Gate: Definition, symbol, truth table, timing diagram. 42. Universal gates 43. Combinational logic circuits: Definition, applications. 44. Half Adder and half subtractor: Symbol, Logic circuits using XOR and basic gates, Truth table, 45. Full Adder and full subtractor: Symbol, Logic circuits using XOR and basic gates, Truth table, 46. Adder Subtractor; Logic circuit, Pin diagram IC 7483, IC 7486. 47. 48. 49. 50. 51. 52. 53. 54. 55. 56. UNIT 5 Chapter 14 Flip Flops Chapter 15 - Registers Parallel Adder: 4 bit parallel binary adder BCD adder, IC 7483 NAND NOR implementation of Adders. Sequential Circuits: Importance of clock in digital circuit and introduction to flip flop. Difference between latch and flip-flop. Qualitative study of level and edge triggering. RS latch /unlocked, symbol and truth table. RS flip-flop using NAND gate, symbol, truth table and timing diagram. D flip flop Symbol, truth table, Realization of JK flip flop using NAND gates, working, and timing diagram. Race around condition, present and clear inputs, pin diagram of IC 74112. T flip flop-logic symbol, JK flip flop as a T flip flop truth table and timing diagram Master slave flip flop; Logic circuit, truth table and timing diagram, advantage of M/S flip-flop, pin diagram of IC 7473 IC 7476. Registers: Definition, types of registers-serial in serial out, serial in parallel out (Block diagram representation for each), truth table, timing diagram and speed comparison. Registers: Definition, types of registers- Parallel in serial out, Parallel in parallel our shift register (Block diagram representation for each), truth table, and timing diagram and speed comparison. 78% 100% Page 5 of 11

7. RECOMMENDED BOOKS/JOURNALS/WEBSITES A. Prescribed Textbook: a. Thomas L.Floyd, Digital Fundamentals, Peason Education Inc, New Delhi, 2003. B. Reference Books: a. Morris Mano, Digital Design, 5Th Edition, Prentice Hall, 2013. b. R.P.Jain, Modern Digital Electronics, 3rd Edition, Tata Mc Graw Hill, 2003. c. Bignell and Donovan, Digital Electronics, 5th Edition, Thomson Publication, 2007.. 8. ASSIGNMENTS: A blue book is to be maintained for submitting the assignments. ASSIGNMENT 1 1. State and explain the Norton's theorem. 2. Derive an expression for resistors in series and parallel. ASSIGNMENT 2 1. Explain PN junction with neat diagram. 2. Write the difference between intrinsic and extrinsic semiconductors. ASSIGNMENT 3 1. Compare half wave and full wave rectifiers. 2. What are the characteristics of an IC? And mention the various types of logic families. ASSIGNMENT 4 1. State and prove DeMorgan s theorem. 2. Simplify the following into SOP form using K map and realize using gates. F (A, B, C, D) = m (0, 1, 3, 8, 12, 13, 14) + d (9, 15) ASSIGNMENT 5 1. What are universal gates? Explain universal property of NAND & NOR gates. 2. Explain full adder and subtractor with neat circuit diagram. ASSIGNMENT 6 1. Explain the working of JK flip-flop with a neat diagram. 2. Explain different types of shift registers. 9. THEORY ASSESSMENT A. WRITTEN EXAMINATION The Theory Examination is for 70 Marks which will be held for duration of 3 Hrs. The Scheme and Blue Print will be released to the students once the Bangalore University releases it. Page 6 of 11

B. CONTINUOUS ASSESSMENT The Continuous Assessment is conducted as per the following parameters. Parameter WEIGHTAGE 22 % Internal Test 50 75% 16.5 Assignment 10 12.5% 2.75 Class Test 10 12.5% 2.75 Total 70 100% 22 The students are hereby required to note that every internal test weight-age will calculated for 22 Marks. This includes timely submission of assignments and attending class tests as conducted. The Sum of Best Two Performances in Internal Terms will be taken. Parameter Internal Test 01 22 Internal Test 02 22 Internal Test 03 22 Final Internal Marks (Sum of Best Two Marks of the Three 44 Internal Tests) Attendance 06 >95 %: 06 Marks 90-95 %: 05 Marks 85-90 %: 04 Marks 80-85 %: 03 Marks 75-80 %: 02 Marks Total 50 Page 7 of 11

11. ASSESSMENT / ASSIGNMENT / CLASS TEST / ACTIVITY PLANNER Week 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 Internal T Test 1 T2 T3 ME Assignmen ts Submissio n A1 A2 A3 A4 A5 A6 Class Test C1 C2 C3 Legend Meaning Test Topics Examinable T1, T2,T3 Internal Tests T1 Class 1 16 LT Lab Tests T2 Class 17 32 A1, A2, A3, A4, A5, A6 Assignment s T3 Class 33 52 C1,C2,C3 Class Test LT Problems 1 16 ME Mock Exam 12. Previous year question papers: Page 8 of 11

Page 9 of 11

Page 10 of 11

Page 11 of 11