Chapter 10 Feedback ECE 3120 Microelectronics II Dr. Suketu Naik

Similar documents
Microelectronic Circuits - Fifth Edition Sedra/Smith Copyright 2004 by Oxford University Press, Inc.

Microelectronic Circuits II. Ch 9 : Feedback

CHAPTER 9 FEEDBACK. NTUEE Electronics L.H. Lu 9-1

CHAPTER 11. Feedback. Microelectronic Circuits, Seventh Edition. Copyright 2015 by Oxford University Press

55:041 Electronic Circuits The University of Iowa Fall Exam 3. Question 1 Unless stated otherwise, each question below is 1 point.

ECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers

Index. Small-Signal Models, 14 saturation current, 3, 5 Transistor Cutoff Frequency, 18 transconductance, 16, 22 transit time, 10

d. Can you find intrinsic gain more easily by examining the equation for current? Explain.

PURPOSE: NOTE: Be sure to record ALL results in your laboratory notebook.

CMOS Operational-Amplifier

CMOS Operational-Amplifier

ECEN 474/704 Lab 8: Two-Stage Miller Operational Amplifier

EECE488: Analog CMOS Integrated Circuit Design Set 7 Opamp Design

Design of High-Speed Op-Amps for Signal Processing

ELC224 Final Review (12/10/2009) Name:

You will be asked to make the following statement and provide your signature on the top of your solutions.

Gechstudentszone.wordpress.com

EE 501 Lab 4 Design of two stage op amp with miller compensation

Microelectronic Circuits II. Ch 10 : Operational-Amplifier Circuits

EE 435. Lecture 16. Compensation Systematic Two-Stage Op Amp Design

You will be asked to make the following statement and provide your signature on the top of your solutions.

ECEN 474/704 Lab 6: Differential Pairs

Advanced Operational Amplifiers

ECE4902 C Lab 5 MOSFET Common Source Amplifier with Active Load Bandwidth of MOSFET Common Source Amplifier: Resistive Load / Active Load

Homework Assignment 13

ECE 363 FINAL (F16) 6 problems for 100 pts Problem #1: Fuel Pump Controller (18 pts)

Homework Assignment 07

Homework Assignment 10

d. Why do circuit designers like to use feedback when they make amplifiers? Give at least two reasons.

Experiment 1: Amplifier Characterization Spring 2019

Radivoje Đurić, 2015, Analogna Integrisana Kola 1

Lecture 2: Non-Ideal Amps and Op-Amps

Chapter 13 Oscillators and Data Converters

Design and Analysis of Low Power Two Stage CMOS Op- Amp with 50nm Technology

Homework Assignment 06

Final Exam. 1. An engineer measures the (step response) rise time of an amplifier as t r = 0.1 μs. Estimate the 3 db bandwidth of the amplifier.

Current Mirrors. Basic BJT Current Mirror. Current mirrors are basic building blocks of analog design. Figure shows the basic NPN current mirror.

Chapter 2 CMOS at Millimeter Wave Frequencies

Lab 2: Discrete BJT Op-Amps (Part I)

ETIN25 Analogue IC Design. Laboratory Manual Lab 2

Pole, zero and Bode plot

EE LINEAR INTEGRATED CIRCUITS & APPLICATIONS

Atypical op amp consists of a differential input stage,

Chapter 13: Introduction to Switched- Capacitor Circuits

EE4902 C Lab 5 MOSFET Common Source Amplifier with Active Load Bandwidth of MOSFET Common Source Amplifier: Resistive Load / Active Load

Revision History. Contents

Homework Assignment 13

Design and Simulation of Low Voltage Operational Amplifier

Basic Circuits. Current Mirror, Gain stage, Source Follower, Cascode, Differential Pair,

Analysis and Design of Analog Integrated Circuits Lecture 20. Advanced Opamp Topologies (Part II)

(b) 25% (b) increases

Common mode rejection ratio

Homework Assignment 07

Friday, 1/27/17 Constraints on A(jω)

UNIT 4 BIASING AND STABILIZATION

INF4420 Switched capacitor circuits Outline

Performance Analysis of Low Power, High Gain Operational Amplifier Using CMOS VLSI Design

Lecture 8: More on Operational Amplifiers (Op Amps)

ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN

Chapter 12 Opertational Amplifier Circuits

Homework Assignment EE 435 Homework 4 Spring 2014 Due Wednesday Feb 26

CSE 577 Spring Insoo Kim, Kyusun Choi Mixed Signal CHIP Design Lab. Department of Computer Science & Engineering The Penn State University

DESIGN OF A FULLY DIFFERENTIAL HIGH-SPEED HIGH-PRECISION AMPLIFIER

OSCILLATORS AND WAVEFORM-SHAPING CIRCUITS

INF4420. Switched capacitor circuits. Spring Jørgen Andreas Michaelsen

Physics 116A Notes Fall 2004

University of Michigan, EECS413 Final project. A High Speed Operational Amplifier. 1. A High Speed Operational Amplifier

Input Stage Concerns. APPLICATION NOTE 656 Design Trade-Offs for Single-Supply Op Amps

Comparative Analysis of Compensation Techniques for improving PSRR of an OPAMP

Design of Low Voltage Low Power CMOS OP-AMP

While the Riso circuit is both simple to implement and design it has a big disadvantage in precision circuits. The voltage drop from Riso is

Current Mirrors. Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 4-1

HOME ASSIGNMENT. Figure.Q3

Difference between BJTs and FETs. Junction Field Effect Transistors (JFET)

Linear electronic. Lecture No. 1

IOWA STATE UNIVERSITY. EE501 Project. Fully Differential Multi-Stage Op-Amp Design. Ryan Boesch 11/12/2008

GATE: Electronics MCQs (Practice Test 1 of 13)

ECEN 474/704 Lab 7: Operational Transconductance Amplifiers

A 100MHz CMOS wideband IF amplifier

An Improved Bandgap Reference (BGR) Circuit with Constant Voltage and Current Outputs

EE301 Electronics I , Fall

ECE 442 Solid State Devices & Circuits. 15. Differential Amplifiers

BUCK Converter Control Cookbook

Low Voltage CMOS op-amp with Rail-to-Rail Input/Output Swing.

Solid State Devices & Circuits. 18. Advanced Techniques

Field Effect Transistors

Homework Assignment 11

Transistor Digital Circuits

BJT Amplifier. Superposition principle (linear amplifier)

Design of Low Voltage Low Power CMOS OP-AMPS with Rail-to-Rail Input/Output Swing.

High bandwidth low power operational amplifier design and compensation techniques

UMAINE ECE Morse Code ROM and Transmitter at ISM Band Frequency

Operational Amplifiers

Analog Integrated Circuit Design Exercise 1

School of Sciences. ELECTRONICS II ECE212A 2 nd Assignment

CDS 101/110a: Lecture 8-1 Frequency Domain Design

2.996/6.971 Biomedical Devices Design Laboratory Lecture 7: OpAmps

Low Dropout Voltage Regulator Operation and Performance Review

The Differential Amplifier. BJT Differential Pair

UNIT I - TRANSISTOR BIAS STABILITY

Transcription:

1 Chapter 10 Feedback

Operational Amplifier Circuit Components 2 1. Ch 7: Current Mirrors and Biasing 2. Ch 9: Frequency Response 3. Ch 8: Active-Loaded Differential Pair 4. Ch 10: Feedback 5. Ch 11: Output Stages

Feedback 3 Two Stage Op Amp (MOSFET)

Example: Non-inverting Amplifier 4 We are analyzing the two circuits (nmos diff pair or pmos diff pair) to realize this symbol: either of the circuits can be used + + V i - V f -

How does the feedback work in this circuit? i =instantaneous current=small ac current around DC Stage 1 1) DC bias points are established 2) Small AC signal (V s ) is amplified Stage 2 5 Resistor R ref here i i i V 1 V s V f V 0

How does the feedback work in this circuit? i =instantaneous current=small ac current around DC Stage 1 6 Now suppose there is an abrupt positive change in V s, how does FB counter it? Stage 2 Resistor R ref here V s + Δ V i i i V 1 V f V 0

i =instantaneous current=small ac current around DC Drain current i 3 increases Stage 1 7 Drain current i will increase a little since gate voltage increased Stage 2 Resistor R ref here V s + Δ V i + Δ i i i V 1 V f V 0

i =instantaneous current=small ac current around DC Drain current i 4 increases Stage 1 Q4 will copy the change 1) Drain current i 4 will increase a little 2) FB hasn t happened so no change in drain current i 2 yet Stage 2 8 Resistor R ref here V s + Δ V i + Δ i i + Δ i i V 1 V f V 0

i =instantaneous current=small ac current around DC Stage 1 V 1 decreases Q4 will copy the change 9 Assuming all transistors are in saturation Voltage V 1 will decrease since V 1 = V DD - i 4 ro 4 Stage 2 Resistor R ref here V s + Δ V i + Δ i i + Δ i i V 1 - ΔV V f V 0

i =instantaneous current=small ac current around DC Drain current i 6 decreases Stage 1 Q4 will copy the change Drain current of i 6 will decrease since gate voltage has decreased Stage 2 10 Resistor R ref here V s + Δ V i + Δ i i + Δ i i V 1 - ΔV V f i 6 - Δ i V 0

i =instantaneous current=small ac current around DC Stage 1 V o increases Q4 will copy the change Assuming all transistors are in saturation Voltage V 0 will increase a litle since V 0 = V DD - i 6 ro 6 Stage 2 11 Resistor R ref here V s + Δ V i + Δ i i + Δ i i V 1 - ΔV V f V 0 - ΔV

V f increases 12 V o affects the feedback voltage V f through voltage divider law: V o increases, V f increases + + V i - V f -

Drain current i 2 increases and change is countered i =instantaneous current=small ac current around DC Stage 1 Q4 will copy the change 13 Drain current i 2 will increase since gate voltage has increased: This is the required counter action so there is no net change in current or voltage out of stage 1 Stage 2 Resistor R ref here V s + Δ V i + Δ i i + Δ i i + Δ i V 1 - ΔV V f V 0 - ΔV

Can you explain how the FB works in this circuit? 14 Stage 1 Stage 2 Resistor R ref here

15 Stability

10.10 The Stability Problem In a feedback amplifier, the open loop gain (A) is generally a function of frequency. 16 It is called open-loop transfer function A(s). Question: What happens to gain at higher frequencies? Frequency response determines stability of the amplifier.

(10.83) loop-gain: 10.4.1 The Ideal Case (10.81) closed-loop gain t-function: A (10.82) closed-loop gain t-function: A s f f j A 1 A 1 s sβs A j A jβ j L j A j β j A j β j e angle jφ w 17 magnitude of gain It is the manner in which the loop gain varies with frequency that determines the stability or instability of the feedback amplifier

Loop gain and Amp Stability at High Frequencies 18

10.4.2 Nyquist Plot (Loop Gain with Varying Freq) Figure 10.34: The Nyquist plot of an unstable amplifier 19 1) At ω=ω 180, the feedback becomes positive 2) If the loop gain at ω=ω 180 crosses the x-axis to the left of (- 1,0), the amplifier will be unstable because Aβ < -1: oscillations will grow with nonlinearity 3) If the loop gain at ω=ω 180 crosses the x-axis exactly at (-1,0), the amplifier will be unstable because Aβ = -1: sustained oscillations 4) If the loop gain at ω=ω 180 crosses the x-axis to the right of (- 1,0), the amplifier will be stable 5) If the Nyquist plot encircles (- 1,0), then the amplifier will be unstable

10.4.1 The Ideal Case 20 (10.84) instantaneous voltage: (10.85) feedback-ampflier pole constraint: (10.86) open-loop transfer function: (10.87) closed-loop transfer function: A (10.88) pole: 1 A Pf (10.89) closed-loop transfer function: A P 0 0t nt nt 0t t 2 nt 1 Asβs 0 v e e e e cos A s f f A0 1 s / s s A 0 s P P A0 /1A0 1 s/ 1 A P A s 0

10.11. Effect of Feedback on the Amplifier Poles 21 STABLE UNSTABLE (railto-rail oscillations) UNSTABLE (sustained oscillations)

10.12 Stability Study Using Bode Plots 22 Since the loop gain A(s)β = 1 at low frequencies, we define A(s)β= 1e jθ, where 1) β= feedback factor at low frequencies 2) θ=180-phase margin (PM) At low frequencies closed-loop gain=(1/β) At phase margin=70, closed-loop gain=0.87(1/β) At phase margin=45, closed-loop gain=1.3(1/β) Trade-off PM 1 BW The stability of the feedback amplifier reduces as the phase margin reduces

STABLE UNSTABLE UNSTABLE 10.12 Stability Study Using Bode Plots The stability of the feedback amplifier can be determined directly from the plot of A(s) 23 After plotting A(s), we look at the phase at 1/β, since A(s) = (1/β)e jθ, phase margin (PM) = -180-phase of A(s) If the phase < -180deg: amplifier will be unstable If the phase is very small: amplifier will be stable but the BW will be small If the phase is about 110-120 deg: stable with acceptable BW

10.13 Miller Compensation and Pole Spitting 24 Problem: open-loop response A(s) shows instability Solution: shift the response to the left so that the phase angle is positive and lies between 110-120 deg While shifting, we end up reducing the BW and desired DC gain. To address this issue, we will compromise. We can shift the pole at the intersection of 1/β and A(s) curve to the right by introducing compensation capacitor C f

10.13 Miller Compensation and Pole Spitting 25 C 1 and C 2 include the Miller component due to Cμ R 1 and C 1 = total resistance and capacitance at the input R 2 and C 2 = total resistance and capacitance at the output C f = compensation capacitor C f, the compensation capacitor will 1) shift ω p1 (=1/(R 1 C 1 )) to left and make it dominant (eq. 10.116), 2) shift ω p2 (=1/(R 2 C 2 )) to far right and make it insignificant (eq. 10.117)

Compensation Capacitor in Two-stage BJT Op-amp 26

Compensation Capacitor in Two-stage CMOS Op-amp 27

List of Problems Feedback and Stability p10.82: stability of op amp with feedback p10.92: phase margin of op amp p10.99: Miller capacitance compensation 28

Summary Negative feedback is employed to make the amplifier gain less sensitive to component variations; to control input and output impedances; to extend bandwidth; to reduce nonlinear distortion; and to enhance signal-to-interference ratio 29 The advantages above are obtained at the expense of a reduction in gain and at the risk of the amplifier becoming unstable (that is, oscillating). The latter problem is solved by careful design For each of the four basic types of amplifier, there is an appropriate feedback topology. The four topologies, together with their analysis procedures, are summarized in Table 10.1.

Summary The key feedback parameter are the loop gain (A. ), which for negative feedback must be a positive dimensionless number, and the amount of feedback (1+A. ). The latter directly determines gain reduction, gain desensitivity, bandwidth extension, and changes in input and output resistances 30 Since A and are in general frequency dependent, the poles of the feedback amplifier are obtained by solving the characteristic equation 1+A(s)(s) = 0 For the feedback amplifier to be stable, its poles must all be in the lefthand side of the s-plane.

Summary Stability is guaranteed if at the frequency for which the phase angle of A is 180 O, A is less than unity; the amount by which it is less than unity, expressed in decibels, is the gain margin. Alternatively, the amplifier is stable if, at the frequency at which A = 1, the phase angle is less than 180 O, the difference ifs the phase margin 31 The stability of a feedback amplifier can be analyzed by constructing a Bode plot for A and superimposing it on a plot for 1/. Stability is guaranteed if the two plots intersect with a difference in slope no greater than 6dB/decade.

Summary 32 To make a given amplifier stable for a given feedback factor, the open-loop frequency response is suitably modified by a process known as frequency compensation. A popular method for frequency compensation involves connecting a feedback capacitor across an inverting stage in the amplifier. This causes the pole formed at the input of the amplifier stage to shift to a lower frequency and thus become dominant, while the pole formed at the output of the amplifier stage is moved to a very high frequency and thus becomes unimportant. This process is known as pole splitting.