IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 02, 2016 ISSN (online):

Similar documents
ISSN:

Performance Evaluation of Different Types of CMOS Operational Transconductance Amplifier

A Novel Design of Low Voltage,Wilson Current Mirror based Wideband Operational Transconductance Amplifier

Design and Analysis of High Gain CMOS Telescopic OTA in 180nm Technology for Biomedical and RF Applications

IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 03, 2016 ISSN (online):

Gain Boosted Telescopic OTA with 110db Gain and 1.8GHz. UGF

A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER

Design Analysis and Performance Comparison of Low Power High Gain 2nd Stage Differential Amplifier Along with 1st Stage

Performance Analysis of Low Power, High Gain Operational Amplifier Using CMOS VLSI Design

A Design of Sigma-Delta ADC Using OTA

A Compact Folded-cascode Operational Amplifier with Class-AB Output Stage

Design of High-Speed Op-Amps for Signal Processing

ISSN:

Design of a low voltage,low drop-out (LDO) voltage cmos regulator

Design of High Gain Two stage Op-Amp using 90nm Technology

DESIGN OF A NOVEL CURRENT MIRROR BASED DIFFERENTIAL AMPLIFIER DESIGN WITH LATCH NETWORK. Thota Keerthi* 1, Ch. Anil Kumar 2

Rail-To-Rail Output Op-Amp Design with Negative Miller Capacitance Compensation

[Kumar, 2(9): September, 2013] ISSN: Impact Factor: 1.852

Design and Implementation of High Gain, High Bandwidth CMOS Folded cascode Operational Transconductance Amplifier

A Low Power Gain Boosted Fully Differential OTA for a 10bit pipelined ADC

Design and Simulation of Low Dropout Regulator

Chapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier

Performance Evaluation of Different Types of CMOS Operational Transconductance

Abstract :In this paper a low voltage two stage Cc. 1. Introduction. 2.Block diagram of proposed two stage operational amplifier and operation

Design of a Sample and Hold Circuit using Rail to Rail Low Voltage Compact Operational Amplifier and bootstrap Switching

University of Michigan, EECS413 Final project. A High Speed Operational Amplifier. 1. A High Speed Operational Amplifier

DESIGN OF A SQUAT POWER OPERATIONAL AMPLIFIER BY FOLDED CASCADE ARCHITECTURE

Low Power Op-Amp Based on Weak Inversion with Miller-Cascoded Frequency Compensation

Design of Miller Compensated Two-Stage Operational Amplifier for Data Converter Applications

Constant-Gm, Rail-to-Rail Input Stage Operational Amplifier in 0.35μm CMOS

International Journal of Electronics and Communication Engineering & Technology (IJECET), INTERNATIONAL JOURNAL OF ELECTRONICS AND

Design of Low Voltage Low Power CMOS OP-AMP

Design and Analysis of High Gain Differential Amplifier Using Various Topologies

A Compact 2.4V Power-efficient Rail-to-rail Operational Amplifier. Strong inversion operation stops a proposed compact 3V power-efficient

Operational Amplifiers

Design of Low Voltage High Speed Operational Amplifier for Pipelined ADC in 90 nm Standard CMOS Process

A 16Ω Audio Amplifier with 93.8 mw Peak loadpower and 1.43 quiscent power consumption

High Voltage Operational Amplifiers in SOI Technology

Enhancing the Slew rate and Gain Bandwidth of Single ended CMOS Operational Transconductance Amplifier using LCMFB Technique

DESIGN OF RAIL-TO-RAIL OPERATIONAL AMPLIFIER USING XFAB 0.35µM PROCESS

Op-Amp Design Project EE 5333 Analog Integrated Circuits Prof. Ramesh Harjani Department of ECE University of Minnesota, Twin Cities Report prepared

Topology Selection: Input

International Journal of Advance Engineering and Research Development

Design and Performance Analysis of Low Power RF Operational Amplifier using CMOS and BiCMOS Technology

A NOVEL MDAC SUITABLE FOR A 14B, 120MS/S ADC, USING A NEW FOLDED CASCODE OP-AMP

Atypical op amp consists of a differential input stage,

CMOS Operational Amplifier

IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 04, 2016 ISSN (online):

DESIGN AND ANALYSIS OF A TWO STAGE MILLER COMPENSATED OP-AMP SUITABLE FOR ADC APPLICATIONS

Chapter 12 Opertational Amplifier Circuits

Design and Simulation of an Operational Amplifier with High Gain and Bandwidth for Switched Capacitor Filters

A New Design Technique of CMOS Current Feed Back Operational Amplifier (CFOA)

Cascode Bulk Driven Operational Amplifier with Improved Gain

Design and implementation of two stage operational amplifier

DESIGN OF LOW POWER OPERATIONAL AMPLIFIER USING CMOS TECHNOLOGIES

CHAPTER 3 DESIGN OF PIPELINED ADC USING SCS-CDS AND OP-AMP SHARING TECHNIQUE

International Journal of Emerging Technologies in Computational and Applied Sciences (IJETCAS)

Low-Voltage Wide Linear Range Tunable Operational Transconductance Amplifier

International Journal of Advance Engineering and Research Development. Design of Pipelined ADC for High Speed Application

Operational Amplifier with Two-Stage Gain-Boost

Sensors & Transducers Published by IFSA Publishing, S. L.,

Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem

Advanced Operational Amplifiers

Radivoje Đurić, 2015, Analogna Integrisana Kola 1

Low Power and Fast Transient High Swing CMOS Telescopic Operational Amplifier

REVIEW OF FOLDED CASCODE & TELESCOPIC OP-AMP

Ultra Low Static Power OTA with Slew Rate Enhancement

Pankaj Naik Electronic and Instrumentation Deptt. SGSITS, Indore, India. Priyanka Sharma Electronic and. SGSITS, Indore, India

Low voltage, low power, bulk-driven amplifier

Revision History. Contents

Radivoje Đurić, 2015, Analogna Integrisana Kola 1

G m /I D based Three stage Operational Amplifier Design

d. Can you find intrinsic gain more easily by examining the equation for current? Explain.

TWO AND ONE STAGES OTA

Design of a Folded Cascode Operational Amplifier in a 1.2 Micron Silicon-Carbide CMOS Process

ANALYSIS AND DESIGN OF HIGH CMRR INSTRUMENTATION AMPLIFIER FOR ECG SIGNAL ACQUISITION SYSTEM USING 180nm CMOS TECHNOLOGY

ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN

Radivoje Đurić, 2015, Analogna Integrisana Kola 1

An Ultra Low-Voltage and Low-Power OTA Using Bulk-Input Technique and Its Application in Active-RC Filters

ISSN Page 32. Figure 1.1: Black box representation of the basic current conveyor.

Design of Rail-to-Rail Op-Amp in 90nm Technology

An Improved Recycling Folded Cascode OTA with positive feedback

A High-Driving Class-AB Buffer Amplifier with a New Pseudo Source Follower

A low voltage rail-to-rail operational amplifier with constant operation and improved process robustness

Analysis and Design of Two-Stage Operational Transconductance Amplifier

Design and Simulation of Low Voltage Operational Amplifier

Rail to rail CMOS complementary input stage with only one active differential pair at a time

CHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN

DESIGN HIGH SPEED, LOW NOISE, LOW POWER TWO STAGE CMOS OPERATIONAL AMPLIFIER. Himanshu Shekhar* 1, Amit Rajput 1

CMOS Instrumentation Amplifier with Offset Cancellation Circuitry for Biomedical Application

ECEN 474/704 Lab 6: Differential Pairs

DESIGN AND PERFORMANCE VERIFICATION OF CURRENT CONVEYOR BASED PIPELINE A/D CONVERTER USING 180 NM TECHNOLOGY

LowPowerHighGainOpAmpusingSquareRootbasedCurrentGenerator

ECEN 474/704 Lab 7: Operational Transconductance Amplifiers

DESIGNING OF CURRENT MODE INSTRUMENTATION AMPLIFIER FOR BIO-SIGNAL USING 180NM CMOS TECHNOLOGY

Operational Transconductance Amplifier Design for A 16-bit Pipelined ADC

Solid State Devices & Circuits. 18. Advanced Techniques

DESIGN OF A PROGRAMMABLE LOW POWER LOW DROP-OUT REGULATOR

International Journal of Advance Engineering and Research Development. Comparitive Analysis of Two stage Operational Amplifier

An 8-Channel General-Purpose Analog Front- End for Biopotential Signal Measurement

Transcription:

IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 02, 2016 ISSN (online): 2321-0613 Design & Analysis of CMOS Telescopic Operational Transconductance Amplifier (OTA) with its Process Parameters Yakin Patel 1 Dr. Kehul A. Shah 2 1,2 Sankalchand Patel College of Engineering, Visnagar, India Abstract This paper presents the design and analysis of Telescopic OTA. Here, Telescopic OTA is designed for 350nm Technology with ±2V power supply voltage using Tanner tool. The simulation results of this OTA shows differential gain, Phase Margin, UGB, CMRR, PSRR, power dissipation, which are the basic performance parameters of an OTA. Various process parameters like Threshold Voltage, Temperature, Oxide thickness, Supply voltage shows remarkable changes on performance parameters. The effect of threshold voltage, temperature and supply voltage on differential gain is shown. Many researches showed the inherent disadvantage of low output swing of Telescopic OTA. The effect of process parameters is also checked on Offset Voltage Swing. Key words: Telescopic OTA, Gain, CMRR, PSRR, Current mirrors, Process parameters, Monte Carlo simulation Single Stage OTA Two Stage OTA Telescopic OTA Folded Cascode OTA The comparison of different OTA topologies is given below Topology Gain Power Speed Noise Single Stage Low Medium High High Two-Stage High Medium Low High Telescopic High Low High Low Medi Folded Cascode Medium High High um Table 1: Comparison between OTA topologies [6] Telescopic OTA is widely used because of its simpler structure and less parasitic. It has higher speed operation and less power consumption. I. INTRODUCTION The electronic miniaturization is due to semiconductor transistors so it is called as heart of VLSI technology. Due to recent development in VLSI technology, the size of transistors decreases and power supply also decreases. The OTA is basic building block usually used in designing many analog circuits such as data converters and Gm-C filters. Performance of Gm-C filters is related and based on to the OTA s performance. The OTA is a transconductance device where the input voltage controls the output current, it means that OTA is a voltage controlled current source device whereas the op-amps are voltage controlled voltage source devices. An OTA is basically an op-amp without output buffer, so it can only drive small capacitive loads. [2][3] There is actually an increasing demand for highspeed and low-power ADC in various applications, e.g. high data-rate wireless connection in battery-powered devices. It is used in sampling and holding circuits and many controlled applications. The S/H circuit is strongly affected by its Operational Transconductance Amplifier (OTA) specifications such as bandwidth, DC gain, linearity, settling behavior and power consumption. Therefore, the OTA design is done to meet the requirements of a high-speed operation and low power consumption. This paper summarized the comparison of different topologies of OTA and basics of telescopic OTA. This paper contains different performance parameters like gain, CMRR, PSRR and power dissipation. Different analysis of process parameters and DC analysis is also presented. II. BASICS OF TELESCOPIC OTA As lot of research work is going in the field of Operational Transconductance Amplifiers with high gain, high unity gain bandwidth and also for low power consumption. We discuss comparison related to OTA configurations, each configuration having its own merits/demerits. There are different configurations of the OTA and commonly used architectures are: III. IMPLEMENTATION OF TELESCOPIC OTA The limitation of single stage OTA can be overcome by this topology by increasing number of transistors and stack on top of other in the form of current mirrors. So due to this output impedance increases and gain also increases. The main important thing about telescopic OTA is that it is having both differential input and output pair on same current branches so this type of arrangement eliminates the common mode noise and gives more direct signal than other topologies therefor speed is higher. But tail current source direct cuts into voltage swing so voltage swing of telescopic OTA is limited Fig. 1: Telescopic OTA with bias current The Telescopic configuration uses only one bias current. It flows through the differential input stage, the common base stage and the differential to single ended converter. Therefore, for a given bias voltage, the power is used at the best.by contrast, we have disadvantages: they concern the limited allowed output dynamic range and the request to have an input common mode voltage pretty close to ground (or Vss). All rights reserved by www.ijsrd.com 1987

A. Design Procedure: Parameters Design & Analysis of CMOS Telescopic Operational Transconductance Amplifier (OTA) with its Process Parameters Specifications Technology 350 nm Supply Voltage +2 V & -2 V Load Capacitance 0.1 pf Gain 70 db Phase Margin 70 degree Unity Gain BW 300 MHz Table 2: Design Specifications Based on Design specifications & drain current formula for saturation region we found W/L ratio of all transistors by given steps: STEP I In 1 st step design W/L of tail current source M9 which is in saturation region given by [6] I d = u nc ox 2 ( W L ) [V gs V th ] 2 STEP II Calculate the bias V b of transistor M3 and M4 using the equation V b = V gs3 V th3 Fig. 2: Schematic of Telescopic OTA using S-Edit STEP III In 3 nd step we design W/L of M1, M2, M3 and M4 transistors which are in saturation region which is given by I d = u nc ox 2 ( W L ) [V gs V th ] 2 STEP IV Design the Wilson Current Mirror stage where there are four PMOS transistors, which are identical, and the current passing through them is same as the drain and gate are tied to each other. They all are in saturation mode. I d = u pc ox ( W 2 L ) [V gs V th ] 2 We subjected the circuit of fig: 1 to specifications schedule presented by Table 2., we obtained the parameters computed and summarized in Table 3. Transistors Width Length M 1, M 2, 240 u 0.4 u M 3, M 4 360 u 0.4 u M 5, M 6, 400 u 0.4 u M 7, M 8 360 u 1.2 u Mb 1,M 9 180 u 0.4 u Table 3: Aspect W/L Ratio for Telescopic OTA Based on these specifications and width to length ratios schematic is prepared by using S-Edit of tanner tool. The screenshot of schematic is presented below and all results are got from W-Edit. IV. SIMULATED RESULTS The simulated results are generated by 0.35 μm CMOS technology. From the Fig. 4. Open loop DC gain is 64 db, unity gain frequency is 547 MHz, phase margin is 87 degree, CMRR is 97 db, PSRR is 70 db and power dissipation is 0.734 mw. From the results we can say that Telescopic OTA meets all desired specifications. Fig. 3: Differential Gain & Phase Margin All rights reserved by www.ijsrd.com 1988

and (b). Oxide thickness is also major process parameter so its effect is also taken by Monte Carlo simulation as shown in fig 9. Then after changes in supply voltage causes change in gain which is shown in fig 10 (a) and (b) (a) (b) Fig. 4: (a) Differential Gain (b) Common Mode Gain Common mode Rejection Ratio is defined as the ratio of differential gain to common mode gain. So. as shown in fig. 6, differential gain is 64 db and Common mode gain is -34 db so finally CMRR will be 97 db and PSRR is shown in fig. 5 which is of 70 db. Power dissipation got from T- spice which of 0.734 mw as per shown in fig. 8. Fig. 6: Power Dissipation Parameters Achieved results Open loop Gain Phase Margin Common Mode Gain CMRR PSRR Power Dissipation 64 db 87 Degree -34 db 97 db 70 db 0.734 mw Table 4: Achieved Results Fig 5: Power Supply Rejection Ratio (PSRR) We know that temperature is one of the important parameter which effects on performance of system. So how it is effecting on gain is shown in fig. 7. At different temperature gain is varying. If we changes temperature by 75 degree than 0.9 db changes occurs on gain which is shown in figure 7 and table 5 After that the effect of threshold voltage on gain is taken by Monte Carlo simulation which is shown in fig 8 (a) Fig. 7: Gain with temperature variation at -20 C, 25 C, 55 C Temperature Gain (db) UGB (MHz) -20 C 64.17 630 25 C 63.64 542 55 C 63.33 479.33 Table 5: Gain with Temperature Variation All rights reserved by www.ijsrd.com 1989

Fig. 8 (a): Gain with NMOS Threshold Voltage variation by Monte Carlo Simulation Fig. 10 (a): Gain with -10% Vdd variation (1.8V) Fig. 8 (b): Gain with PMOS Threshold Voltage variation by Monte Carlo Simulation Fig. 10 (b): Gain with +10% Vdd variation (2.2V) Vdd (V) Gain (db) UGB (MHz) 1.8 (-10 %) 53.26 591 2.2 (+10%) 63.65 537 Table 6: Gain with supply voltage variation After AC analysis this paper presents DC analysis of Telescopic OTA. Based on that the offset voltage at different temperature is also presented in fig 11 and fig 12. The table 6 shows the different offset voltages with temperature variation. Fig. 9: Gain with Oxide Thickness variation by Monte Carlo Simulation Fig. 11: DC Analysis with Offset Voltage -0.1V All rights reserved by www.ijsrd.com 1990

Fig. 12: DC Analysis with Temperature Variation at -20 C, 25 C, 55 C Temperature Offset Voltage (V) -20 C -0.097 25 C -0.1 55 C -0.102 Table 7: Offset Voltages with Temperature Variation V. CONCLUSION The telescopic OTA is a high gain amplifier. This work presents the novel design of telescopic OTA for achieving high Gain. The gain achieved is 64dB with unity gain bandwidth of 547MHz. The phase margin is 87 degree which shows enhanced stability. The offset voltage is 0.1V. The output swing is 3.5 V, which is its limitation. PSRR+ is measured to be 70dB. The common mode gain is -34dB. Thus CMRR is 97dB. [6] Phillip E. Allen, Douglas R. Holberg, CMOS Analog Circuit Design, Second edition, Indian Edition, Oxford University press. [7] W. Singor & W. M. Snelgrove, Switched-Capacitor Bandpass Delta-Sigma A/D Modulation at 10.7 MHz, IEEE J. of Solid-State Circuits, vol. 30, no. 3, pp.184-192, March 1995. [8] M. Banu, J. M. Khoury, and Y. Tsividis, Fully Differential Operational Amplifier with Accurate Output Balancing, IEEE Journal of Solid State circuits, Vol. 23, No. 6, pp. December 1990. [9] Improved Design Criteria of Gain-Boosted CMOS OTA With High-Speed Optimizations, Transactions Briefs, IEEE Transactions On Circuits And Systems II: Analog And Digital Signal Processing, VOL. 49, NO. 3, MARCH 2002 [10] Chaiyan Chanapromma, Kanchana Daoden, A CMOS Fully Differential Operational Transconductance Amplifier Operating in Sub-threshold Region and Its Application, 2nd International Conference on Signal Processing Systems (ICSPS), 978-1-4244-6893-5 /$26.00 2010 IEEE [11] Liang Wang, Yong-Sheng Yin, Xian-Zhong Guan Design of a Gain-Boosted Telescopic Fully Differential Amplifier with CMFB Circuit, Institute of VLSI Design Hefei University of Technology, Hefei, China, 978-1- 4577-1415-3/12/$26.00 2012 IEEE [12] Kalpesh B. Pandya, Kehul A. shah, Design and Analysis of CMOS Telescopic Operational Transconductance Amplifier for 0.35μm Technology, Gujarat Technological University, Department of Electronics & Communication, Gujarat, India, International Journal of Science and Research (IJSR), India Online ISSN: 2319-7064 [13] K.A. Shah1, H.G. Bhatt, N.M. Devashrayee, Low Noise Telescopic OTA, Assistant proffesor of EC engineerng, S.P college of engineering REFERENCES [1] R. Hogervorst, J. P. Tero, R. G. H. Eschauzier, and J. H.Huijsing, A Compact Power efficient 3 V CMOS Rail-to-Rail Input/Output Operational Amplifier for VLSI cell Libraries, IEEE Journal of Solid State Circuits, Vol. 29,pp. December 1988. [2] Kush gulati and Hae-seung lee A high-swing CMOS telescopic operational amplifier IEEE journal of solidstate circuits, volume 33, no.12, page(s):2010-2019, December 1998 [3] J. H. Botma, R.F. Wassenaar, R. J. Wiegerink, A low voltage CMOS Op Amp with a rail-to-rail constant-gm input stage and a class AB rail-to-rail output stage, IEEE 1993 ISCAS, Chicago, pp.1314-1317. [4] R.Jacob Baker, Harry W. Li & David E. Boyce, CMOScircuit design, layout and simulation, IEEE Press Series on Microelectronic Systems, PrenticeHall of India Private Limited, 2004. [5] D. Nageshwarrao, S. Venkata Chalam and V. Malleswara Rao, Gain Boosted Telescopic OTA with 110db Gain and 1.8GHz. UG, International Journal of Electronic Engineering Research ISSN 0975-6450 Volume 2 Number 2 (2010) pp. 159 166 All rights reserved by www.ijsrd.com 1991