A 2.6GHz/5.2GHz CMOS Voltage-Controlled Oscillator*

Similar documents
SP 23.6: A 1.8GHz CMOS Voltage-Controlled Oscillator

ISSCC 2002 / SESSION 17 / ADVANCED RF TECHNIQUES / 17.2

ISSCC 2004 / SESSION 21/ 21.1

Radio Research Directions. Behzad Razavi Communication Circuits Laboratory Electrical Engineering Department University of California, Los Angeles

NEW WIRELESS applications are emerging where

A 10-GHz CMOS LC VCO with Wide Tuning Range Using Capacitive Degeneration

RF Integrated Circuits

Quadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell

THE interest in millimeter-wave communications for broadband

A CMOS Frequency Synthesizer with an Injection-Locked Frequency Divider for a 5 GHz Wireless LAN Receiver. Hamid Rategh

AVoltage Controlled Oscillator (VCO) was designed and

THE 7-GHz unlicensed band around 60 GHz offers the possibility

Quadrature Generation Techniques in CMOS Relaxation Oscillators. S. Aniruddhan Indian Institute of Technology Madras Chennai, India

ISSCC 2006 / SESSION 33 / MOBILE TV / 33.4

Designing a 960 MHz CMOS LNA and Mixer using ADS. EE 5390 RFIC Design Michelle Montoya Alfredo Perez. April 15, 2004

ISSCC 2004 / SESSION 26 / OPTICAL AND FAST I/O / 26.6

6.776 High Speed Communication Circuits and Systems Lecture 14 Voltage Controlled Oscillators

SP 22.3: A 12mW Wide Dynamic Range CMOS Front-End for a Portable GPS Receiver

A-1.8V Operation Switchable Direct-Conversion Receiver with sub-harmonic mixer

TSEK03: Radio Frequency Integrated Circuits (RFIC) Lecture 8 & 9: Oscillators

Fully integrated CMOS transmitter design considerations

ISSCC 2006 / SESSION 20 / WLAN/WPAN / 20.5

A 3-10GHz Ultra-Wideband Pulser

ISSCC 2003 / SESSION 10 / HIGH SPEED BUILDING BLOCKS / PAPER 10.8

Low Voltage CMOS VCOs

Dr.-Ing. Ulrich L. Rohde

A 5GHz, 32mW CMOS Frequency Synthesizer with an Injection Locked Frequency Divider. Hamid Rategh, Hirad Samavati, Thomas Lee

6.976 High Speed Communication Circuits and Systems Lecture 11 Voltage Controlled Oscillators

Layout Design of LC VCO with Current Mirror Using 0.18 µm Technology

CMOS Dual Band Receiver GSM 900-Mhz / DSS-GSM1800-GHz

DESIGN OF A FULLY DIFFERENTIAL HIGH-SPEED HIGH-PRECISION AMPLIFIER

A 900MHz / 1.8GHz CMOS Receiver for Dual Band Applications*

THE BASIC BUILDING BLOCKS OF 1.8 GHZ PLL

ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.5

Fully-Integrated Low Phase Noise Bipolar Differential VCOs at 2.9 and 4.4 GHz

MP 4.3 Monolithic CMOS Distributed Amplifier and Oscillator

Low Power Low Phase Noise CMOS LC VCO A Review

A Low Phase Noise LC VCO for 6GHz

Low Phase Noise Gm-Boosted Differential Gate-to-Source Feedback Colpitts CMOS VCO Jong-Phil Hong, Student Member, IEEE, and Sang-Gug Lee, Member, IEEE

WITH advancements in submicrometer CMOS technology,

A 2-V Low-Power CMOS Direct-Conversion. Voltage-Controlled Oscillator and RF Amplifier for GHz RF Transmitter Applications

Design of the Low Phase Noise Voltage Controlled Oscillator with On-Chip Vs Off- Chip Passive Components.

Noise Reduction in Transistor Oscillators: Part 3 Noise Shifting Techniques. cross-coupled. over other topolo-

1P6M 0.18-µm Low Power CMOS Ring Oscillator for Radio Frequency Applications

A 20GHz Class-C VCO Using Noise Sensitivity Mitigation Technique

Fully Integrated Low Phase Noise LC VCO. Desired Characteristics of VCOs

Design of a Low Power 5GHz CMOS Radio Frequency Low Noise Amplifier Rakshith Venkatesh

Chapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier

65-GHz Receiver in SiGe BiCMOS Using Monolithic Inductors and Transformers

A 10-Gb/s CMOS Clock and Data Recovery Circuit With a Half-Rate Binary Phase/Frequency Detector

ECE1352. Term Paper Low Voltage Phase-Locked Loop Design Technique

ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.2

Hot Topics and Cool Ideas in Scaled CMOS Analog Design

5.5: A 3.2 to 4GHz, 0.25µm CMOS Frequency Synthesizer for IEEE a/b/g WLAN

THE unlicensed band around 60 GHz continues to present

A Performance Comparision of OTA Based VCO and Telescopic OTA Based VCO for PLL in 0.18um CMOS Process

Abstract. Index terms- LC tank Voltage-controlled oscillator(vco),cmos,phase noise, supply voltage

CLOCK AND DATA RECOVERY (CDR) circuits incorporating

Design of Wide Tuning Range and Low Power Dissipation of VCRO in 50nm CMOS Technology

5.4: A 5GHz CMOS Transceiver for IEEE a Wireless LAN

CMOS 120 GHz Phase-Locked Loops Based on Two Different VCO Topologies

DEEP-SUBMICROMETER CMOS processes are attractive

Design of Low Phase Noise and Wide Tuning Range Voltage Controlled Oscillator for Modern Communication System

A Multiobjective Optimization based Fast and Robust Design Methodology for Low Power and Low Phase Noise Current Starved VCO Gaurav Sharma 1

A LOW POWER CMOS TRANSCEIVER DESIGN FOR MEDICAL IMPANT COMMUNICATION SERVICE

Other Effects in PLLs. Behzad Razavi Electrical Engineering Department University of California, Los Angeles

PART MAX2605EUT-T MAX2606EUT-T MAX2607EUT-T MAX2608EUT-T MAX2609EUT-T TOP VIEW IND GND. Maxim Integrated Products 1

ISSCC 2006 / SESSION 11 / RF BUILDING BLOCKS AND PLLS / 11.9

i. At the start-up of oscillation there is an excess negative resistance (-R)

THE TREND toward implementing systems with low

Chapter 6. Case Study: 2.4-GHz Direct Conversion Receiver. 6.1 Receiver Front-End Design

Low Flicker Noise Current-Folded Mixer

School of Electronics, Devi Ahilya University, Indore, Madhya Pradesh, India 3. Acropolis Technical Campus, Indore, Madhya Pradesh, India

An Asymmetrical Bulk CMOS Switch for 2.4 GHz Application

ISSCC 2006 / SESSION 17 / RFID AND RF DIRECTIONS / 17.4

A HIGH FIGURE-OF-MERIT LOW PHASE NOISE 15-GHz CMOS VCO

Quiz2: Mixer and VCO Design

Insights Into Circuits for Frequency Synthesis at mm-waves Andrea Mazzanti Università di Pavia, Italy

A 25-GHz Differential LC-VCO in 90-nm CMOS

A Triple-Band Voltage-Controlled Oscillator Using Two Shunt Right-Handed 4 th -Order Resonators

6.776 High Speed Communication Circuits Lecture 6 MOS Transistors, Passive Components, Gain- Bandwidth Issue for Broadband Amplifiers

CHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN

Design and Simulation of Voltage-Mode and Current-Mode Class-D Power Amplifiers for 2.4 GHz Applications

Lecture 160 Examples of CDR Circuits in CMOS (09/04/03) Page 160-1

Design of VCOs in Global Foundries 28 nm HPP CMOS

Design of a 3.3-V 1-GHz CMOS Phase Locked Loop with a Two-Stage Self-Feedback Ring Oscillator

Dual-Frequency GNSS Front-End ASIC Design

WIDE tuning range is required in CMOS LC voltage-controlled

Low Phase Noise Series-coupled VCO using Current-reuse and Armstrong Topologies

Chapter 6. FM Circuits

A Fully Integrated CMOS Phase-Locked Loop With 30MHz to 2GHz Locking Range and ±35 ps Jitter

A 2GHz, 17% tuning range quadrature CMOS VCO with high figure of merit and 0.6 phase error

Technical Article A DIRECT QUADRATURE MODULATOR IC FOR 0.9 TO 2.5 GHZ WIRELESS SYSTEMS

A Design of RF Based Programmable Frequency Divider for IEEE a Wireless Access

Bluetooth Receiver. Ryan Rogel, Kevin Owen I. INTRODUCTION

Radio-Frequency Conversion and Synthesis (for a 115mW GPS Receiver)

RF IC Design Challenges

A GHz 32nm CMOS VCO with 177.5dBc/Hz minimum noise FoM using inductor splitting for tuning extension

A 0.95mW/1.0Gbps Spiral-Inductor Based Wireless Chip-Interconnect with Asynchronous Communication Scheme

A GHz Quadrature ring oscillator for optical receivers van der Tang, J.D.; Kasperkovitz, D.; van Roermund, A.H.M.

Transcription:

WP 23.6 A 2.6GHz/5.2GHz CMOS Voltage-Controlled Oscillator* Christopher Lam, Behzad Razavi University of California, Los Angeles, CA New wireless local area network (WLAN) standards have recently emerged in the 5GHz band. For example, High Performance Radio LAN (HIPERLAN) is a European standard operating at 5.2GHz with Gaussian minimum shift keying (GMSK) modulation and a 23MHz channel bandwidth. The voltage-controlled oscillator reported here is to be used in a HIPERLAN transceiver as shown in Figure 23.6.1. Here, the receiver employs two downconversion steps, each with a 2.6GHz local oscillator (LO) frequency, translating the RF spectrum to dc. The second downconversion thus requires the quadrature phases of the LO. The transmitter performs modulation by first placing the VCO in a synthesizer loop and subsequently opening the loop and applying the Gaussian-shaped baseband data to the VCO to perform GMSK modulation. The VCO core is based on two 2.6GHz coupled oscillators operating in quadrature, as shown in Figure 23.6.2a [1, 2]. The fully differential topology of each oscillator raises the possibility of sensing the common-source nodes A, B, C, or D as the 5.2GHz output. In fact, since the 2.6GHz oscillators operate in quadrature, the waveforms at nodes A and B (or C and D) are 180 o out of phase, thereby serving as a differential output at 5.2GHz. Proper sizing and biasing of the transistors yields a relatively large amplitude for the 5.2GHz signal - approximately 0.5V differential. The tuning of the oscillator poses several difficulties: the varactor diode must exhibit a small series resistance and remain reversebiased even with large swings in the oscillator; the varactor capacitance must be large enough to yield the required tuning range, but at the cost of increasing the power dissipation or the phase noise. This design incorporates a p + /n + diode inside an n-well and strapped with metal to reduce the n-well series resistance [2]. Such a structure suffers from a large parasitic n-well/substrate capacitance, making it desirable to connect the anode of the diode to the oscillator. This is accomplished as shown in Figure 23.6.2b where the control voltage varies the dc potential at nodes X and Y by varying the on-resistance of M 3. However, the sharp variation of the on-resistance creates significant change in the gain (sensitivity) of the VCO. To make the transition smoother, another transistor, M 4, in series with a resistor is added as shown in Figure 23.6.2c. Transistor M 5 serves as a clamp, keeping the tail current source in saturation. Otherwise, the oscillator may turn off during synthesizer loop transients. Since the minimum voltage at node A is only a few hundred millivolts above ground, an nmos differential pair cannot directly sense the 5.2GHz signal at this node. For this reason, a commongate stage is used [Figure 23.6.2 d]. But if V b is constant, then M 6 turns off for low values of V cont. Modifying the circuit as shown in Figure 23.6.2 e, ensures that the common-gate stage carries a constant bias current across the full tuning range. The choice of the inductors and capacitance of the varactors leads to a compromise between the phase noise and the tuning range. In this design 7nH inductors are used, each contributing a parasitic capacitance of 120fF. The cross-coupled transistors are relatively wide (W/L=60µm/0.4µm) to ensure startup, yielding approximately 175fF of gate-source capacitance. The differential pairs coupling the two oscillators also load the tanks. As a result, the varactor capacitance for 2.6GHz operation is approximately equal to 160fF. The inductors are realized as stacked spirals made of metal 4 and metal 3 with 6µm line width. Direct generation of a 5.2GHz signal would impose severe tradeoffs on the design. Since the value of the inductor would have to be smaller to achieve a higher self-resonance frequency, and since skin effect and substrate loss would further limit the Q, the phase noise, which is proportional to (ωo/ ω) 2 /Q 2, would increase dramatically. The VCO is fabricated in a 0.35µm CMOS technology and tested with a 2.5V supply. Figure 23.6.3a and b show the measured output spectra at 2.6GHz and 5.2GHz, respectively. In measuring the phase noise from the spectrum, it is important to calculate the carrier power correctly. Note that for a narrow span and a small resolution bandwidth, flicker noise fluctuations smear out the carrier, thus underestimating its average power. For this reason, the carrier power is measured with a wider span. For HIPERLAN applications, the phase noise at 23MHz offset, i.e., in the adjacent channel, is of interest. The spectra of Figure 23.6.3 a and b indicate that the phase noise approaches a constant value at about 5MHz offset. This value is -110dBc/Hz at 2.6 GHz and -104.5dBc/Hz at 5.2GHz with 26mW dissipation. Figure 23.6.4 shows the tuning characteristic of the VCO. The tuning range is 347MHz. Coupled oscillators tend to operate at many frequencies simultaneously if the coupling coefficient is not sufficiently strong. This behavior, shown in Figure 23.6.5, results if the bias current of the differential pairs coupling the two oscillators is decreased substantially. Table 23.6.1 summarizes the VCO performance. References: [1] Rofougaran, A., et al, A 900MHz CMOS LC Oscillator with Quadrature Outputs, ISSCC Digest of Technical Papers, pp 392-393, Feb., 1996 [2] B. Razavi, A 1.8GHz CMOS Voltage-Controlled Oscillator, ISSCC Digest of Technical Papers, pp 388-389, Feb, 1997. *This work was supported by Lucent, Rockwell, the California MICRO program, and a Hewlett-Packard equipment grant. Table 23.6.1: VCO performance.

(a) Figure 23.6.1: Transceiver topology. (b) (a) Figure 23.6.3: Measured output spectra at: (a) 2.6GHz b) 5.2GHz. a (c) Figure 23.6.4: Measured tuning characteristic. (d) (e) Figure 23.6.2: VCO evolution. Figure 23.6.5: Output spectrum when coupling coefficient is weak.

Figure 23.6.6: Chip micrograph

Figure 23.6.1: Transceiver topology.

(a) b) (c) (d) (e) Figure 23.6.2: VCO evolution.

(a) b) Figure 23.6.3: Measured output spectra at: (a) 2.6GHz b) 5.2GHz.

Figure 23.6.4: Measured tuning characteristic.

Figure 23.6.5: Output spectrum when coupling coefficient is weak.

Figure 23.6.6: Chip micrograph

Table 23.6.1: VCO performance.