ECE Digital Logic (Labs) ECE 274 Digital Logic. ECE Digital Logic (Textbook) ECE Digital Logic (Optional Textbook)

Similar documents
ECE 274 Digital Logic

ECE 274 Digital Logic Fall 2009 Digital Design

Digital Design. Chapter 1: Introduction

Sequential Logic (2) Synchronous vs Asynchronous Sequential Circuit. Clock Signal. Synchronous Sequential Circuits. FSM Overview 9/10/12

CS2204 DIGITAL LOGIC & STATE MACHINE DESIGN SPRING 2005

To provide data transmission in indoor

CS 135: Computer Architecture I. Boolean Algebra. Basic Logic Gates

& Y Connected resistors, Light emitting diode.

CHAPTER 2 LITERATURE STUDY

ABB STOTZ-KONTAKT. ABB i-bus EIB Current Module SM/S Intelligent Installation Systems. User Manual SM/S In = 16 A AC Un = 230 V AC

Homework #1 due Monday at 6pm. White drop box in Student Lounge on the second floor of Cory. Tuesday labs cancelled next week

Digital Design. Sequential Logic Design -- Controllers. Copyright 2007 Frank Vahid

METHOD OF LOCATION USING SIGNALS OF UNKNOWN ORIGIN. Inventor: Brian L. Baskin

MOS Transistors. Silicon Lattice

Dataflow Language Model. DataFlow Models. Applications of Dataflow. Dataflow Languages. Kahn process networks. A Kahn Process (1)

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad

Engineer-to-Engineer Note

(1) Non-linear system

Aquauno Select MINUTES. (duration) FREQUENCY LED. OFF 8h AQUAUNO SELECT 5 MIN FREQUENCY. the timer is being programmed;

MAXIMUM FLOWS IN FUZZY NETWORKS WITH FUNNEL-SHAPED NODES

Student Book SERIES. Fractions. Name

ECE 274 Digital Logic. Digital Design. Datapath Components Shifters, Comparators, Counters, Multipliers Digital Design

EY-AM 300: novanet BACnet application master, modunet300

PROGRAMMING MANUAL MTMA/01 MTMV/01 FB00329-EN

Logic Design of Elementary Functional Operators in Quaternary Algebra

Solutions to exercise 1 in ETS052 Computer Communication

Direct Current Circuits. Chapter Outline Electromotive Force 28.2 Resistors in Series and in Parallel 28.3 Kirchhoff s Rules 28.

Lab 8. Speed Control of a D.C. motor. The Motor Drive

CVM-B100 CVM-B150. Power analyzers for panel

Probability and Statistics P(A) Mathletics Instant Workbooks. Copyright

Topic 20: Huffman Coding

CHAPTER 3 AMPLIFIER DESIGN TECHNIQUES

ELCN100 Electronic Lab. Instruments and Measurements Spring Lecture 01: Introduction

TIME: 1 hour 30 minutes

EE Controls Lab #2: Implementing State-Transition Logic on a PLC

Multi-beam antennas in a broadband wireless access system

Series AE W PFC INDUSTRIAL POWER SUPPLY

Application Note. Differential Amplifier

Alternating-Current Circuits

First Round Solutions Grades 4, 5, and 6

Lecture 1. Tinoosh Mohsenin

Discontinued AN6262N, AN6263N. (planed maintenance type, maintenance type, planed discontinued typed, discontinued type)

ISSCC 2006 / SESSION 21 / ADVANCED CLOCKING, LOGIC AND SIGNALING TECHNIQUES / 21.5

ABSTRACT. We further show that using pixel variance for flat field correction leads to errors in cameras with good factory calibration.

MEASURE THE CHARACTERISTIC CURVES RELEVANT TO AN NPN TRANSISTOR

Array chip resistors size ARC241/ARC242 ARV241/ARV242

Electrical Engineering 40 Introduction to Microelectronic Circuits

CS2204 DIGITAL LOGIC & STATE MACHINE DESIGN fall 2008

Engineer-to-Engineer Note

Misty. Sudnow Dot Songs

FOMA M702iG Manual for Data Communication

University of North Carolina-Charlotte Department of Electrical and Computer Engineering ECGR 4143/5195 Electrical Machinery Fall 2009

EE 280 Introduction to Digital Logic Design

Math Circles Finite Automata Question Sheet 3 (Solutions)

(CATALYST GROUP) B"sic Electric"l Engineering

Engineering: Elec 3509 Electronics II Instructor: Prof. Calvin Plett,

Electrical data Nominal voltage AC/DC 24 V Nominal voltage frequency

PRODUCT DRAWING MESSRS : CUSTOMER'S PRODUCT NAME : DC/AC INVERTER UNIT CXA-0345 TDK PRODUCT NAME : DATE :

Introduction. 1.1 A Brief History

Electrical data Nominal voltage AC/DC 24 V Nominal voltage frequency

Student Book SERIES. Patterns and Algebra. Name

Section 16.3 Double Integrals over General Regions

Mixed CMOS PTL Adders

RemoteTeller SYSTEM - RTS VAT 21 GX CUSTOMER UNIT COMPONENTS CUSTOM DESIGNED CUSTOMER AREA

We are IntechOpen, the world s leading publisher of Open Access books Built by scientists, for scientists. International authors and editors

Chapter 2 Literature Review

JUMO Wtrans B Programmable Head Transmitter with Radio Transmission

Algorithms for Memory Hierarchies Lecture 14

Pilot Operated Proportional DC Valve Series D*1FB. Pilot Operated Proportional DC Valve Series D*1FB. D*1FBR and D*1FBZ

Experiment 3: The research of Thevenin theorem

Design and Development of 8-Bits Fast Multiplier for Low Power Applications

Design of a Pipelined DSP Microprocessor MUN DSP2000

Electrical data Nominal voltage AC/DC 24 V Nominal voltage frequency

Kirchhoff s Rules. Kirchhoff s Laws. Kirchhoff s Rules. Kirchhoff s Laws. Practice. Understanding SPH4UW. Kirchhoff s Voltage Rule (KVR):

Engineer-to-Engineer Note

Mesh and Node Equations: More Circuits Containing Dependent Sources

Macroscopic and Microscopic Springs Procedure

Satish Chandra, Assistant Professor, P P N College, Kanpur 1

This is a repository copy of Effect of power state on absorption cross section of personal computer components.

Electrical data Nominal voltage AC/DC 24 V Nominal voltage frequency

S1 Only VEOG HEOG. S2 Only. S1 and S2. Computer. Subject. Computer

Overview of Design Methodology. A Few Points Before We Start 11/4/2012. All About Handling The Complexity. Lecture 1. Put things into perspective

Computing Logic-Stage Delays Using Circuit Simulation and Symbolic Elmore Analysis

The Math Learning Center PO Box 12929, Salem, Oregon Math Learning Center

Use of compiler optimization of software bypassing as a method to improve energy efficiency of exposed data path architectures

c The scaffold pole EL is 8 m long. How far does it extend beyond the line JK?

Electrical data Nominal voltage AC/DC 24 V Nominal voltage frequency

ECE 274 Digital Logic Spring Digital Design. Combinational Logic Design Process and Common Combinational Components Digital Design

Design-weighted Regression Adjusted Plus-Minus

9.4. ; 65. A family of curves has polar equations. ; 66. The astronomer Giovanni Cassini ( ) studied the family of curves with polar equations

Electrical data Nominal voltage AC/DC 24 V Nominal voltage frequency

DP4T RF CMOS Switch: A Better Option to Replace the SPDT Switch and DPDT Switch

Ultra Low Cost ACCELEROMETER

The Discussion of this exercise covers the following points:

Ultra Low Cost ACCELEROMETER

* TURNING SPACE ROLLED CURB SIDEWALK RAMP TYPE R (ROLLED SIDES) * TURNING SPACE ** RAMP

EECS 270 Schedule and Syllabus for Fall 2011 Designed by Prof. Pinaki Mazumder

CABLE MANAGEMENT. Parts List

PRACTICE NO. PT-TE-1414 RELIABILITY PAGE 1 OF 6 PRACTICES ELECTROSTATIC DISCHARGE (ESD) TEST PRACTICES

g Lehrstuhl für KommunikationsTechnik, Lehrst

Transcription:

ECE 74 Digitl Logic ECE 74 - Digitl Logic (Ls) Instructor: Romn Lysecky, rlysecky@ece.rizon.edu Office Hours: MW :-: PM, ECE Lecture: MW :-: PM, ILC 4 Course Wesite: http://www.ece.rizon.edu/~ece74/ TAs: L Sections: Hiyong Zhng, hzhng@emil.rizon.edu Julin Sos, jsosmol@emil.rizon.edu Annpoorn Krishnswmy, nnkris@emil.rizon.edu Section : M :PM-4:PM, ECE, TA: Annpoorn Krishnswmy Section : T :AM-:AM, ECE, TA: Julin Sos Section : T :PM-4:PM, ECE, TA: Julin Sos Section 4: W :PM-4:PM, ECE, TA: Annpoorn Krishnswmy Section : T :AM-:PM, ECE, TA: Hiyong Zhng Section : R :AM-:PM, ECE, TA: Hiyong Zhng Section 7: R :PM-4:PM, ECE, TA: Julin Sos Section : :PM-4:PM, ECE, TA: Annpoorn Krishnswmy ECE 74 - Digitl Logic (Textook) ECE 74 - Digitl Logic (Optionl Textook) undmentls of Digitl Logic with Verilog Design Authors: Stephen Brown nd Zvonko Vrnesic ISBN: 777 Wesite: http://highered.mcgrw-hill.com/sites/7/ Author: rnk Vhid ISBN: 474747 Wesite: http://www.cs.ucr.edu/~vhid/dd/ Highly Recommended 4 ECE 74 - Digitl Logic (Syllus) Course Brekdown: inl % Midterms 4% Quizzes % Homework % L Assignments % ECE 74 - Digitl Logic (Grding) Grding: 9 % A 9% B 7 % C 7% D Below % All grdes re ssigned on n individul sis.

ECE 74 - Digitl Logic (Course Policies) Punctulity: Don t e lte! Cell Phones: Plese turn your cell phone off efore coming to clss! Acdemic Dishonesty: Any cdemic dishonesty will no e tolerted, plese consult the UA Code of Acdemic Integrity. All course work should e completed entirely on your own You re llowed to discuss generl concepts nd ides But you should not discuss homework or l ssignments ECE 74 - Digitl Logic (Course Policies) ing: Be prepred, red over mteril BEORE clss. Regrdes: All requests for regrdes must e sumitted in writing within one week of the distriution of grded mteril. 7 Silicon Wfer Pentium Processor (Die Photo) Individul IC (die) 9 ield-progrmmle Gte Arry (Sprtn Die Photo) Moore s Lw Gordon Moore: co-founder of Intel. Predicted tht numer of trnsistors per chip would grow exponentilly (doule every months). Exponentil improvement in technology is nturl trend: stem engines, dynmos, utomoiles.

Moore s Lw Moore s Lw Wht of the following is the lrgest (in terms of numer of trnsistors)? A) Pentium 4 Extreme Edition B) Xilinx PGA C) Geforce Ultr Answer: Courtesy of Intel A) Pentium 4 Extreme Edition (7 million) B) Xilinx PGA ( illion) C) Geforce Ultr ( million) 4 Anlog & Digitl Signls wire microphone Volts nlog-todigitl converter smples nlog signl on wire time digitized signl red from tpe, CD, etc. digitl-to nlog signl nlog reproduced from Stellites DVD Video digitized signl Musicl converter Portle wire plyers recorders instruments music plyers Cell phones Cmers TVs??? time 99speker997 999 7 Volts Anlog vs. Digitl Anlog Continuous E.g., Rdio Antenn on Cell Phone Digitl Discrete E.g., Pentium Processor More nd more nlog products re ecoming digitl. Anlog to Digitl Anlog & Digitl Signls (Typicl System) nlog phenomen Anlog Rdio dt must Trnslted into Digitl formt for the processor to compute the dt trnsmissions Digitl Anlog Converts electricl signl into inry encoding Converts electricl signl into physicl phenomenon s nd other inputs electric digitl signl dt AD digitl dt Digitl System digitl dt DA electric signl digitl dt ctutors nd other outputs Mesures nlog physicl phenomen Converts its ck into electricl signl 7

Anlog & Digitl Signls (converting nlog to digitl) Encodings wire microphone wire speker Volts nlog-todigitl converter Volts smples nlog signl on wire time digitized signl red from tpe, CD, etc. digitl-to nlog converter nlog signl reproduced from digitized signl time or this Keypd: Inputs? User presses one utton Outputs? Encoding for tht utton Outputs 9 Encodings Encodings red lue green lck Symol R S Encoding Symol r s Encoding T L t l red lue green lck N E n e red lue green lck O. <t> 9! <spce> Smple ASCII encodings Bse (deciml) Numer System 4 Bse (deciml) Arithmetic Uses the ten numers from to 9 Ech column represents power of Thousnds ( ) column Hundreds ( ) column Tens ( ) column Ones ( ) column 999 = x + 9x + 9x + 9x 4

Counting correctly in se Bse (inry) Arithmetic to 9 to 99 to 9 nd up As usul: zero, one, two, etc.,,,... 9: one ten, one ten one, one ten two,... one ten nine,,,..., 9: two ten, two ten one, two ten two,... two ten nine, 4,... 9: three ten, four ten,... nine ten As usul: one hundred, two hundred,... nine hundred. Even etter would e to replce the word hundred y ten to the power of. As usul Uses the two numers from to Every column represents power of Eights ( ) column ours ( ) column Twos ( ) column Ones ( ) column = x + x + x + x Bse (inry) Numer System Bse (inry) Numer System 4 4 7 Positionl Numer Systems Convert the following vlue from inry (zero s nd one s) to deciml vlue Positionl Numer Systems Wht is the highest vlue you cn count to using your -fingers? -fingers? =? in Deciml Choose your nswer: A), B) C) 9

: System Conversion Converting the deciml numer to inry using the divide-y- method. Deciml Binry. Divide deciml numer y Add reminder to inry numer (current vlue: ) Continue since quotient () is greter thn. Divide quotient y Add reminder to inry numer (current vlue: ) Continue since quotient () is greter thn. Divide quotient y Add reminder to inry numer 4 (current vlue: 4) Continue since quotient () is greter thn 4. Divide quotient y 4 Add reminder to inry numer Quotient is, done (current vlue: ) NOTE: : System Conversion Convert the following deciml vlue to inry (zero s nd one s) vlue 4 =? in Binry Choose your nswer: A) B) C) Generlly, numer cn e converted from one se to nother y ) converting the numer to se, then ) converting the se ten numer to the desired se using the divide-y-n method. My not lwys e the esiest wy Bse (hexdeciml) Numer System Hexdeciml Numers Ech position cn represent vlues Why Mentioned: Used hevily in dt-sheet descriptions of circuits After digits, we move to lph chrcters: A- NOTE: # of Chrcters(-9) = +# of Chrcters (A-) = vlues Binry Deciml 4 7 9 4 7 Hex-Deciml 4 7 9 A B C D E?? 4 : System Conversion System Implementtion Options (Motion in Drk Detector System) Convert the following hexdeciml vlue to inry (zero s nd one s) vlue CAB =? in Binry Motion Light Detector Digitl System? Lmp Detector I P I Detector Choose your nswer: A) B) C) () () (c) System Block Digrm Custom Digitl Implementtion

: The Digitl Workhorse : Softwre Implementtion () I P I P I P I P I4 P4 I P I P I7 P7 () Description: using microprocessor Inputs: s (one light, one motion) Outputs: signl to lmp unctionl Description: Lmp illuminted when it is drk nd motion is detected. void min() { while() { P = I &&!I; } } motion light microprocessor f lmp 7 : Timing Digrms (Motion in Drk Detector System) : Motion Detector: Softwre Implementtion motion light microprocessor f lmp P = I &&!I; : 7: 7: 9: 9: time Description: using microprocessor Inputs: motion s Outputs: signl to uzzer unctionl Description: System ctivtes uzzer when ny of the three motion s is ctivted. void min() { while() { P = I I I; I P I P I P I P I4 P4 I P I P I7 P7 motion uzzer } } 9 4 s: Vriety of Processors s: Troule in Prdise PIC ($-) ($-) With microprocessors so redily ville, why would nyone ever need to design new digitl circuits? Pentium (>$) When nlyzing needs for prticulr system: Softwre my e too slow My e too much circuitry thn needed Cn e costly for simple circuits Power hungry Solution? 4 4

Process Anlysis: vs. Digitl Smple digitl cmer tsk execution times (in seconds) on microprocessor versus digitl circuit. Digitl Cmer Tsk Custom digitl circuit.. Digitl : Motion Detector Implementtion Description: using microprocessor Inputs: s (one light, one motion) Outputs: signl to lmp unctionl Description: Lmp illuminted when it is drk nd motion is detected. = &&!; Store. When nlyzing needs for prticulr system: Custom circuit my e too costly A processor might e just s fst, nd cheper 4 44 Prtitioning: Possile Digitl Cmer Implementtions Design Prtitioning Deciding which tsks to implement on the microprocessor nd which to implement s custom digitl circuit Digitl cmer implemented with: () microprocessor, () custom circuits, nd (c) comintion of custom circuits nd microprocessor. Prtitioning: Possile Digitl Cmer Implementtions Digitl cmer implemented with: () microprocessor, () custom circuits, nd (c) comintion of custom circuits nd microprocessor. () () (,, nd Store) Store (c) 4 (Store) 4 Prtitioning: Possile Digitl Cmer Implementtions Where do we go from here? Digitl Cmer Tsk Store Totl μp 4 Custom digitl circuit....4 Hyrid: μp + Custom Digitl... () () (c) (,, nd Store) Store ECE 74 Course Gols: Comintionl Logic Design Sequentil Logic Design Design of Common Components Register-Trnsfer Level (RTL) Design Modern pproch to Optimiztion of Digitl s using HDL (Verilog) (Store) 47 4

(Humor) There re types of people in the world: Those who get inry nd those who don t. 49