DOE Project: Resist Characterization

Similar documents
Module 11: Photolithography. Lecture11: Photolithography - I

i- Line Photoresist Development: Replacement Evaluation of OiR

THE USE OF A CONTRAST ENHANCEMENT LAYER TO EXTEND THE PRACTICAL RESOLUTION LIMITS OF OPTICAL LITHOGRAPHIC SYSTEMS

Photoresist Absorbance and Bleaching Laboratory

Lithographic Process Evaluation by CD-SEM

Major Fabrication Steps in MOS Process Flow

Outline. 1 Introduction. 2 Basic IC fabrication processes. 3 Fabrication techniques for MEMS. 4 Applications. 5 Mechanics issues on MEMS MDL NTHU

Contrast Enhancement Materials CEM 365iS

EE143 Fall 2016 Microfabrication Technologies. Lecture 3: Lithography Reading: Jaeger, Chap. 2

Photolithography I ( Part 1 )

Process Optimization

BI-LAYER DEEP UV RESIST SYSTEM. Mark A. Boehm 5th Year Microelectronic Engineering Student Rochester Institute of Technology ABSTRACT

Contrast Enhancement Materials CEM 365HR

Development of a LFLE Double Pattern Process for TE Mode Photonic Devices. Mycahya Eggleston Advisor: Dr. Stephen Preble

Section 2: Lithography. Jaeger Chapter 2 Litho Reader. The lithographic process

+ Preferred material for tool O Acceptable material for tool X Unacceptable material for tool

Section 2: Lithography. Jaeger Chapter 2 Litho Reader. EE143 Ali Javey Slide 5-1

Micro/Nanolithography

Optolith 2D Lithography Simulator

MeRck. nlof 2000 Series. technical datasheet. Negative Tone Photoresists for Single Layer Lift-Off APPLICATION TYPICAL PROCESS

Microlithography. Dale E. Ewbank ul ppt. Microlithography Dale E. Ewbank page 1

Critical Dimension Enhancement of DUV Photolithography on the ASML 5500/300. Francesca Calderon Miramonte High School August 13th, 2015

Section 2: Lithography. Jaeger Chapter 2. EE143 Ali Javey Slide 5-1

PHGN/CHEN/MLGN 435/535: Interdisciplinary Silicon Processing Laboratory. Simple Si solar Cell!

MeRck. AZ nlof technical datasheet. Negative Tone Photoresist for Single Layer Lift-Off APPLICATION TYPICAL PROCESS. SPIN CURVE (150MM Silicon)

Applications of Maskless Lithography for the Production of Large Area Substrates Using the SF-100 ELITE. Jay Sasserath, PhD

Copyright 1997 by the Society of Photo-Optical Instrumentation Engineers.

Key Photolithographic Outputs

CMOS Digital Integrated Circuits Lec 2 Fabrication of MOSFETs

William Reiniach 5th Year Microelectronic Engineering Student Rochester Institute of Technology

Microlens formation using heavily dyed photoresist in a single step

ADVANCED MASK MAKING AT RIT. David P. Kanen 5th Year Microelectronic Engineer Student Rochester Institute of Technology ABSTRACT

FABRICATION OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag

Semiconductor Manufacturing Technology. Semiconductor Manufacturing Technology. Photolithography: Resist Development and Advanced Lithography

Exhibit 2 Declaration of Dr. Chris Mack

Module 11: Photolithography. Lecture 14: Photolithography 4 (Continued)

Lecture 13 Basic Photolithography

optical and photoresist effects

Dr. Dirk Meyners Prof. Wagner. Wagner / Meyners Micro / Nanosystems Technology

Lecture 7. Lithography and Pattern Transfer. Reading: Chapter 7

MICRO AND NANOPROCESSING TECHNOLOGIES

CHAPTER 2 Principle and Design

Device Fabrication: Photolithography

immersion optics Immersion Lithography with ASML HydroLith TWINSCAN System Modifications for Immersion Lithography by Bob Streefkerk

ASML Job Set-up procedure for Standard Jobs 4 wafers:

MICROBUMP LITHOGRAPHY FOR 3D STACKING APPLICATIONS

Optical Proximity Effects, part 3

Part 5-1: Lithography

Fabrication of suspended micro-structures using diffsuser lithography on negative photoresist

Photolithography. References: Introduction to Microlithography Thompson, Willson & Bowder, 1994

UFNF YES Image Reversal & HMDS Oven Revision 6.0 1/22/2014 Page 1 of 5. YES Image Reversal and HMDS Oven SOP

Semiconductor Technology

Etching Small Samples and the Effects of Using a Carrier Wafer STS ICP-RIE

Photolithography Technology and Application

FINDINGS. REU Student: Philip Garcia Graduate Student Mentor: Anabil Chaudhuri Faculty Mentor: Steven R. J. Brueck. Figure 1

MICROBUMP CREATION SYSTEM FOR ADVANCED PACKAGING APPLICATIONS

This writeup is adapted from Fall 2002, final project report for by Robert Winsor.

Photolithography II ( Part 2 )

Synthesis of projection lithography for low k1 via interferometry

KODALITH Ortho Films 2556,6556, Type 3

Lecture 8. Microlithography

Advances in maskless and mask-based optical lithography on plastic flexible substrates

Reducing Proximity Effects in Optical Lithography

Forming a vertical interconnect structure using dry film processing for Fan Out Wafer Level Packaging

Lithography. 3 rd. lecture: introduction. Prof. Yosi Shacham-Diamand. Fall 2004

Feature-level Compensation & Control

Clean Room Technology Optical Lithography. Lithography I. takenfrombdhuey

Characterization of a Thick Copper Pillar Bump Process

Resolution. T h e L i t h o g r a p h y E x p e r t (Winter 1997) Chris A. Mack, FINLE Technologies, Austin, Texas

Project Staff: Feng Zhang, Prof. Jianfeng Dai (Lanzhou Univ. of Tech.), Prof. Todd Hasting (Univ. Kentucky), Prof. Henry I. Smith

A study on the fabrication method of middle size LGP using continuous micro-lenses made by LIGA reflow

EE 143 Microfabrication Technology Fall 2014

ECSE 6300 IC Fabrication Laboratory Lecture 3 Photolithography. Lecture Outline

EG2605 Undergraduate Research Opportunities Program. Large Scale Nano Fabrication via Proton Lithography Using Metallic Stencils

32nm High-K/Metal Gate Version Including 2nd Generation Intel Core processor family

Chapter 6. Photolithography

UV LED ILLUMINATION STEPPER OFFERS HIGH PERFORMANCE AND LOW COST OF OWNERSHIP

Copyright 1998 by the Society of Photo-Optical Instrumentation Engineers.

Topic 3. CMOS Fabrication Process

Module - 2 Lecture - 13 Lithography I

Microlithography. exposing radiation. mask. imaging system (low pass filter) photoresist. develop. etch

KMPR 1010 Process for Glass Wafers

(Ar [ Si O Si O] m )n

Characterization Study of an Aqueous Developable Photosensitive Polyimide on 300 mm Wafers

Lithographic Performance of a New Generation i-line Optical System: A Comparative Analysis. Abstract

Heidelberg µpg 101 Laser Writer

Supplementary Materials for

Effect of Reticle CD Uniformity on Wafer CD Uniformity in the Presence of Scattering Bar Optical Proximity Correction

All-Glass Gray Scale PhotoMasks Enable New Technologies. Che-Kuang (Chuck) Wu Canyon Materials, Inc.

Institute of Solid State Physics. Technische Universität Graz. Lithography. Peter Hadley

MICROSTRUCTURING OF METALLIC LAYERS FOR SENSOR APPLICATIONS

MicroPG 101 Pattern Generator Standard Operating Procedure Draft v.0.2

State-of-the-art device fabrication techniques

The Design and Realization of Basic nmos Digital Devices

SU-8 Post Development Bake (Hard Bake) Study

United States Patent (19) Eisele et al.

KrF EXCIMER LASER LITHOGRAPHY TECHNOLOGY FOR 64MDRAM

Nanostencil Lithography and Nanoelectronic Applications

Obducat NIL 6. Nanoimprinting with NRF s NIL 6

Development of Nanoimprint Mold Using JBX-9300FS

Transcription:

DOE Project: Resist Characterization GOAL To achieve high resolution and adequate throughput, a photoresist must possess relatively high contrast and sensitivity to exposing radiation. The objective of the experiment is to determine the responses of lithographic sensitivity, contrast, and thickness loss of positive photoresist as a function of the input process parameters. INTRODUCTION Photolithography is the production of a three dimensional relief image based on the exposure with light and subsequent development of a light sensitive polymer called a photoresist. Microlithography is the lithography technique used to print ultra-small patterns, used primarily in the semiconductor industry. The types of radiation, materials, and tools used are important factors for any microlithography process. To characterize a microlithography process the basic steps are generally the same as those for conventional optical lithography. A radiation sensitive polymer material, called a photoresist, is applied as a thin film to a substrate. Image-wise exposure is then given to the photoresist, usually through a mask of clear and opaque areas on a quartz substrate. Clear areas within the mask allow exposure of the photoresist material, which photochemically alters its composition. Depending on the photoresist type, exposure will either increase or decrease solubility of the exposed areas in suitable solvents, or developer. A positive photoresist material will become more soluble in exposed regions, while a negative photoresist will become less soluble in exposed regions. This solubility differential of exposed to unexposed areas in a resist allows reproduction of the mask image into the photoresist. Regions of the substrate (usually Si or SiO2) are no longer covered by the photoresist film after development. Further subtractive or additive processing can now be performed by either etching unprotected areas or depositing layers over exposed areas of the substrate. The photoresist must be capable of reproducing desired pattern images and provide protection, or resistance, for the substrate for subsequent processes. Photoresists are generally organic materials polymeric in nature, with properties tailored to specific performance criteria. Resists may be classified either as positive or negative, depending on response to exposure. In two component systems, the resist is formulated from a base matrix resin, which serves as a binder for the material, and a sensitizer, which provides appropriate exposure sensitivity. In addition to these components is a casting solvent that keeps the resist in a liquid state until application, along with dyes, plasticizers, surfactants, or other additives to tailor resist performances. Positive photoresist accomplishes an image-wise solubility differential upon exposure through changes produced in its sensitizer component. MCEE205_lab_DOE_Project page 1 of 5

The effectiveness of a photoresist for microelectronic fabrication depends on a number of factors. Not only must a material possess proper sensitivity and resistance properties, it must be suited to the remainder of the fabrication process. The resolution and contrast of a resist material is important. The term resolution is used to specify the consistent ability to print minimum size images under conditions of reasonable manufacturing variation. Contrast of a resist directly influences resolution, resist profiles, and linewidth control. Contrast is measured in terms of Gamma ( ), and is related to the rate of polymer chain scission and changes in solubility. Resists with higher contrasts result in better resolution than those with low contrast. If a resist had infinite contrast, vertical resist profiles would result independent of image contrast. Calculation of contrast for a typical positive resist is shown in Figure 1. t l (thickness loss) E 0 Figure 1. A characteristic curve for a positive photoresist. For a positive resist, increases in exposure cause decrease in film thickness until complete removal of the resist is achieved. The corresponding exposure dose to clear is referred to as E 0. To experimentally calculate contrast, photoresist films are given known amounts of exposure and resultant thickness after development is measured. Contrast is determined from the extrapolated slope of the linear portion of the response curve. MCEE205_lab_DOE_Project page 2 of 5

Laboratory Procedure g-line stepper 1. Obtain bare six inch Si wafers. 2. Coat wafers with HPR 504 positive resist. Use SVG track spin speed. Set the Pre-bake temperature using the parameters given by the DOE. 3. Using the NanoSpec tool measure resist thickness of each sample at several points on the wafer to obtain mean thickness and uniformity. 4. Using the GCA 6700 stepper, run an exposure step series on each wafer. An Exposure Test Mask reticle will be used for all exposures. Using the job "MCEE205" and the "EXPO" command, perform an exposure array on each wafer. The "ARRAY" option should be used to increment successive exposures (row 2 to 9 and column 2 to 9) with one focus value. 5. Post Exposure Bake each wafer using the parameters given by the DOE. 6. Tray develop each wafer using the SVG track recipe time, then remove, rinse and dry. 7. Measure film thickness after development in large exposed areas on each sample, for each exposure dose. Use this information to create normalized film thickness after development vs. natural log dose curves. 8. Calculate sensitivity (E 0 ), film loss (t l ), and contrast ( ) for each sample. Laboratory Procedure i-line stepper 1. Obtain bare 6" silicon wafer substrates for each group. 2. SSI coating -- Coat Olin OIR-620 i-line novolac resist and set the Pre-bake temperature using the parameters given by the DOE. 3. Using the NanoSpec tool measure resist thickness of each sample at several points on the wafer to obtain mean thickness and uniformity. 4. Expose using the ASML (i-line) with the following conditions: MCEE205_lab_DOE_Project page 3 of 5

A. Loading Wafers 4.1.1. Lift the cover to the loader (input) and place the cassette of wafers on the stage. Make sure that the cassette is properly seated. 4.1.2. Place an empty cassette on the receiver (output). All 4 stations should have a cassette. B. Dose to Clear Test (Exposure Matrix) 4.2.1. This test is done with or without a mask and the full field is exposed. No mask will be used for this experiment. 4.2.2. From the Main Menu select 6-Test Manager. 4.2.3. Select 1-Run Test. 4.2.4. Move to the top of the directory by clicking Up. 4.2.5. Select Illumination System. 4.2.6. Select Performance Tests. 4.2.7. Select Resist Uniformity. 4.2.8. Select Accept at the top of the screen. 4.2.9. Input the Nominal Energy, the Energy Increment and the Window Size. Be sure to hit return after each entry. The minimum exposure dose for ASML stepper is 40mJ/cm 2. Select the inputs accordingly. See Figure 2. 4.2.10. Select Accept. 4.2.11. One wafer will be exposed with the nominal exposure in the center of the wafer. The remaining exposures will be divided up above and below this. When the wafer is finished, a report will come up and show the exposure pattern. 4.2.12. When finished, select Exit twice to return to the Main Menu. 4.2.13. A dose to clear test can also be done in the screen used to define a batch. C. Unloading Wafers 4.3.1. Lift the cover on the output cassette and remove the wafers. Do not remove a carrier that is not fully raised. MCEE205_lab_DOE_Project page 4 of 5

4.3.2. Place the empty cassette back on the tool. All 4 stations should have a cassette. 5. Post Exposure Bake each wafer using the parameters given by the DOE. 6. Tray develop each wafer using the SSI track recipe time, then remove, rinse and dry. 7. Measure film thickness after development in large exposed areas on each sample, for each exposure dose. Use this information to create normalized film thickness after development vs. natural log dose curves. 8. Calculate sensitivity (E 0 ), film loss (t l and contrast ) for each sample. Figure 2: Resist Uniformity Screen on ASML. MCEE205_lab_DOE_Project page 5 of 5