A Novel Design of Low Voltage,Wilson Current Mirror based Wideband Operational Transconductance Amplifier

Similar documents
Design and Implementation of High Gain, High Bandwidth CMOS Folded cascode Operational Transconductance Amplifier

IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 02, 2016 ISSN (online):

G m /I D based Three stage Operational Amplifier Design

Performance Analysis of Low Power, High Gain Operational Amplifier Using CMOS VLSI Design

IJSRD - International Journal for Scientific Research & Development Vol. 4, Issue 03, 2016 ISSN (online):

A Compact Folded-cascode Operational Amplifier with Class-AB Output Stage

Performance Evaluation of Different Types of CMOS Operational Transconductance Amplifier

Design of High-Speed Op-Amps for Signal Processing

What is the typical voltage gain of the basic two stage CMOS opamp we studied? (i) 20dB (ii) 40dB (iii) 80dB (iv) 100dB

HIGH GAIN, HIGH BANDWIDTH AND LOW POWER FOLDED CASCODE OTA WITH SELF CASCODE AND DTMOS TECHNIQUE

Design and Simulation of Low Dropout Regulator

ISSN:

DESIGN OF A NOVEL CURRENT MIRROR BASED DIFFERENTIAL AMPLIFIER DESIGN WITH LATCH NETWORK. Thota Keerthi* 1, Ch. Anil Kumar 2

A New Design Technique of CMOS Current Feed Back Operational Amplifier (CFOA)

Rail-To-Rail Output Op-Amp Design with Negative Miller Capacitance Compensation

A Compact 2.4V Power-efficient Rail-to-rail Operational Amplifier. Strong inversion operation stops a proposed compact 3V power-efficient

High Voltage Operational Amplifiers in SOI Technology

Gain Boosted Telescopic OTA with 110db Gain and 1.8GHz. UGF

Operational Amplifiers

Low Power Op-Amp Based on Weak Inversion with Miller-Cascoded Frequency Compensation

Design and Analysis of High Gain CMOS Telescopic OTA in 180nm Technology for Biomedical and RF Applications

International Journal of Advance Engineering and Research Development

International Journal of Emerging Technologies in Computational and Applied Sciences (IJETCAS)

[Kumar, 2(9): September, 2013] ISSN: Impact Factor: 1.852

DESIGN OF RAIL-TO-RAIL OPERATIONAL AMPLIFIER USING XFAB 0.35µM PROCESS

University of Michigan, EECS413 Final project. A High Speed Operational Amplifier. 1. A High Speed Operational Amplifier

Improved PSRR and Output Voltage Swing Characteristics of Folded Cascode OTA

DESIGN HIGH SPEED, LOW NOISE, LOW POWER TWO STAGE CMOS OPERATIONAL AMPLIFIER. Himanshu Shekhar* 1, Amit Rajput 1

Design of Rail-to-Rail Op-Amp in 90nm Technology

A Novel Low Noise High Gain CMOS Instrumentation Amplifier for Biomedical Applications

A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER

Advanced Operational Amplifiers

Design Analysis and Performance Comparison of Low Power High Gain 2nd Stage Differential Amplifier Along with 1st Stage

Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem

CMOS Operational-Amplifier

Performance Enhanced Op- Amp for 65nm CMOS Technologies and Below

CHAPTER 1 INTRODUCTION

PAD: Procedural Analog Design Tool D. Stefanovic, M. Kayal, M. Pastre

Radivoje Đurić, 2015, Analogna Integrisana Kola 1

A 2V Rail-to-Rail Micropower CMOS Comparator.

A CMOS Low-Voltage, High-Gain Op-Amp

A High Gain and Improved Linearity 5.7GHz CMOS LNA with Inductive Source Degeneration Topology

Radivoje Đurić, 2015, Analogna Integrisana Kola 1

Enhancing the Slew rate and Gain Bandwidth of Single ended CMOS Operational Transconductance Amplifier using LCMFB Technique

An Ultra Low-Voltage and Low-Power OTA Using Bulk-Input Technique and Its Application in Active-RC Filters

LOW POWER FOLDED CASCODE OTA

Sensors & Transducers Published by IFSA Publishing, S. L.,

ALow Voltage Wide-Input-Range Bulk-Input CMOS OTA

Design and Performance Analysis of Low Power RF Operational Amplifier using CMOS and BiCMOS Technology

Solid State Devices & Circuits. 18. Advanced Techniques

A High-Temperature Folded-Cascode Operational Transconductance Amplifier in 0.8-µm BCD-on-SOI

ECEN 474/704 Lab 6: Differential Pairs

Design of Low Voltage Low Power CMOS OP-AMP

Constant-Gm, Rail-to-Rail Input Stage Operational Amplifier in 0.35μm CMOS

Chapter 12 Opertational Amplifier Circuits

Design and Simulation of Low Voltage Operational Amplifier

LowPowerHighGainOpAmpusingSquareRootbasedCurrentGenerator

A High-Driving Class-AB Buffer Amplifier with a New Pseudo Source Follower

Chapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier

Lecture 300 Low Voltage Op Amps (3/28/10) Page 300-1

CMOS Operational-Amplifier

Nizamuddin M., International Journal of Advance Research, Ideas and Innovations in Technology.

Atypical op amp consists of a differential input stage,

Cascode Bulk Driven Operational Amplifier with Improved Gain

ISSN:

DESIGN OF LOW POWER OPERATIONAL AMPLIFIER USING CMOS TECHNOLOGIES

Index. Small-Signal Models, 14 saturation current, 3, 5 Transistor Cutoff Frequency, 18 transconductance, 16, 22 transit time, 10

SOLIMAN A. MAHMOUD Department of Electrical Engineering, Faculty of Engineering, Cairo University, Fayoum, Egypt

Op-Amp Design Project EE 5333 Analog Integrated Circuits Prof. Ramesh Harjani Department of ECE University of Minnesota, Twin Cities Report prepared

Microelectronic Circuits II. Ch 10 : Operational-Amplifier Circuits

Low-Voltage Wide Linear Range Tunable Operational Transconductance Amplifier

Lecture 2: Non-Ideal Amps and Op-Amps

DESIGN OF LOW POWER AND HIGH GAIN BOOSTED OTA FOR HIGH FREQUENCY RADIO MODULATIONS AND TELECOMMUNICATION SYSTEMS

A new class AB folded-cascode operational amplifier

Analysis and design of amplifiers and comparators in CMOS 0.35 lm technology

Class-AB Low-Voltage CMOS Unity-Gain Buffers

DAT175: Topics in Electronic System Design

Design and Analysis of High Gain Differential Amplifier Using Various Topologies

A NOVEL MDAC SUITABLE FOR A 14B, 120MS/S ADC, USING A NEW FOLDED CASCODE OP-AMP

Design for MOSIS Education Program

NOVEMBER 29, 2017 COURSE PROJECT: CMOS TRANSIMPEDANCE AMPLIFIER ECG 720 ADVANCED ANALOG IC DESIGN ERIC MONAHAN

A Low Power Low Voltage High Performance CMOS Current Mirror

Design of a low voltage,low drop-out (LDO) voltage cmos regulator

Design of Low Power Linear Multi-band CMOS Gm-C Filter

Design of Low Voltage, Low Power Rail to Rail Operational Transconductance Amplifier with enhanced Gain and Gain Bandwidth Product

DESIGN OF A SQUAT POWER OPERATIONAL AMPLIFIER BY FOLDED CASCADE ARCHITECTURE

Design of a Folded Cascode Operational Amplifier in a 1.2 Micron Silicon-Carbide CMOS Process

A Novel Continuous-Time Common-Mode Feedback for Low-Voltage Switched-OPAMP

Ultra Low Static Power OTA with Slew Rate Enhancement

ANALYSIS AND DESIGN OF HIGH CMRR INSTRUMENTATION AMPLIFIER FOR ECG SIGNAL ACQUISITION SYSTEM USING 180nm CMOS TECHNOLOGY

Basic OpAmp Design and Compensation. Chapter 6

An Improved Recycling Folded Cascode OTA with positive feedback

Pankaj Naik Electronic and Instrumentation Deptt. SGSITS, Indore, India. Priyanka Sharma Electronic and. SGSITS, Indore, India

2. Single Stage OpAmps

d. Can you find intrinsic gain more easily by examining the equation for current? Explain.

TWO AND ONE STAGES OTA

Design Of Two Stage CMOS Op-Amp With Low Power And High Slew Rate.

Design and Layout of Two Stage High Bandwidth Operational Amplifier

DESIGN AND ANALYSIS OF SECOND GENERATION CURRENT CONVEYOR BASED LOW POWER OPERATIONAL TRANSCONDUCTANCE AMPLIFIER

ECEN 474/704 Lab 7: Operational Transconductance Amplifiers

Transcription:

A Novel Design of Low Voltage,Wilson Current Mirror based Wideband Operational Transconductance Amplifier Kehul A. Shah 1, N.M.Devashrayee 2 1(Associative Prof., Department of Electronics and Communication, SPCE, Visnagar 2 (Professor, Department of Electronics and Communication (VLSI Design), NIRMA University, Ahmedabad) Abstract An optimum OTA topology is done in order to optimize MOS transistor sizing.also, the design of folded cascode OTA, which works for frequencies that lead to a base band circuit design for RF application, is based on transistor sizing methodology. Simulation results are performed using SPICE software and BSIM3V3 model for CMOS 0.18µm process, show that the designed folded cascode OTA has a 52dB DC gain and provides a gain bandwidth product of around 400MHz. Keywords CMOS IC design, optimization, folded cascode OTA, gm/id methodology, base band RF application. II. OPTIMUM TOPOLOGY OTA Several fundamental issues exist when selecting an optimal architecture for the operational transconductance amplifier. This choice aimed both at large gain and large bandwidth performances. In order to achieve high gain, the differential telescopic topologies can be used. This topology cascodes both the differential pair transistors and current mirror to increase load resistance (Fig. 1).The telescopic architecture is a better candidate for a low power consumption and low noise OTA.[3] The performance of simple OTA is limited by its input and output voltage swing. To overcome these limits of simple OTA and have an improved performance a Folded Cascode OTA is used. I. INTRODUCTION Microelectronic development since these 30 last years is truly spectacular. This success results mainly of a knowledge-make and a technological master of a fundamental element: the silicon. It is the base of integrated circuit design with large scale of integration. With the passing of years, the complexity of integrated circuit has continuously increased, mainly due to the rising performance of MOS transistors. This paper is organized as follows. An optimum Architecture of the folded cascode OTA was introduced in section II and its function was analyzed to extract the circuit performances. Section III describes an approach for designing this OTA, clarifies specific design issues, and results. While section IV provides concluding remarks. Fig: 1 Telescopic OTA Although, telescopic OTA has a limited input and output swing. In order to alleviate some of the drawbacks of telescopic operational amplifier, a folded cascode OTA based on Wilson mirror can be used. 1338 P a g e

II.I. Basic configuration CMOS folded cascode OTA The open-loop voltage gain is given by: The operational transconductance amplifier (OTA) is used as basic building block in many switched capacitor filters OTA is basically an op-amp without an output buffer and can only drive capacitive loads [2], [3]. An OTA is an amplifier where all nodes are low impedance except the input and output nodes. A useful feature of OTA is that its transconductance can be adjusted by the bias current. Filters made using the OTA can be tuned by changing the bias current Ibias[1]. Two practical concerns when designing an OTA for filter applications are the input signal amplitude and the parasitic input/output capacitances. A V ={g m9 g m4 g m6 }/ I D 2 (g m4 N 2 + g m6 P 2 ) (4) Where gm9, gm4 and gm6 are respectively the transconductances of transistors M9, M4 and M6. ID is the bias current flowing in MOSFETs M4, M6, and M9. Like, CL is the capacitance at the output node. N and P are the parameters related to channel length modulation respectively for NMOS and PMOS devices. Taking the complementarities between the Transistors M4 and M6 into account: g m4 g m6 Large signals cause the OTA gain to become non-linear. The external capacitance should be large compared to the input or output parasitic of the OTA. This limits the maximum frequency of a filter built with an OTA and causes amplitude or phase errors. These errors can usually be reduced with proper selection of Ibias. The performance of simple OTA is limited by its input and output voltage swing. To overcome these limits of simple OTA and have an improved performance a Folded Cascode OTA is used. The folded cascode OTA is shown in Fig. 2 The name folded cascode comes from folding down n-channel cascode active loads of a diffpair and changing the MOSFETs to p-channels. Folded cascode OTA has a differential stage consisting of PMOS transistors M9 and M10 intend to charge Wilson mirror. MOSFETs M11 and M12 provide the DC bias voltages to M5- M6-M7-M8 transistors.[5] Apply AC input Voltage between V+ and V-, cause the diff-amplifier drain current to become gmvin. This AC differential drain current is mirrored in the cascaded MOSFETs M1 to M6. The output Voltage of the OTA is given by: Vout = G m V in Ro (1) The Unity gain frequency of the OTA is: Fu = 2 g m9 / C L (2) Gm is computed as Gm = 2 GBW C L (3) Figure 2. Folded cascode OTA III.1. Sizing algorithm MOS transistors are either in strong inversion or in weak inversion. The design methodology based Gm/I D characteristic, proposed by allows a unified synthesis methodology in all regions of operation the MOS transistor. We consider the relationship between the ratio of the transconductance Gm over the DC drain current I D, and the normalized drain current I D / (W/L) as a fundamental design relation[3]. Gm/ I D is based on its relevance for the following reasons: It is strongly related to the performance of analog circuits; It gives an indication of the device operation Region; It provides a simple way to determine the Transistors dimensions. 1339 P a g e

III.2. OTA design After applying the design strategy, we obtained the parameters computed and summarized in Table 1. W9, W10 45 m W1, W2, W3, W4 25 m W5, W6, W7, W8, W11, W12 2.78 m Table 1: W for NMOS and PMOS The designed folded cascode OTA was biased at 1.8V power supply voltage using CMOS technology of 0.18µm with the BSIM3V3 MOSFET model. Fig 5: Slew Rate Fig 6: CMRR Fig 3: Gain,GBW and Phase Margin Fig7: Noise Spectral Density Fig:8 PSSR + Fig 4: I/O swing & Offset 1340 P a g e

Fig: 9 Temperature (at 35 o C and 100 o C) Analysis Specifications Results Summary Results Gain 52dB GBW 400MHz Phase Margin 50dB CMRR 136dB PSSR PSSR+ 127dB Offset Voltage 0.02V I/O Swing [1.8V/1.5V] Slew Rate 90V/ S Input Noise spectral 3.4nV/Rt Density Output Noise 4.5 V/Rt Spectral Density Technology 0.18 µm Supply Voltage ±1.8V Area 270µ X 23µ Temperature (at 100 o C) Offset 0.03V Outswing:1.6V Table 2: Results Fig: 10 Layouts(0.18 µm) IV. CONCLUSION Since the folded cascode OTA based on Wilson mirror has a limited output swing. For the folded cascode OTA using a Wilson mirror, the maximum output voltage is set lower than: Vdd+VT+2Vds,sat, so, we can use cascode mirror to compensate the fall to +2Vds,sat. This paper presents an efficient OTA design, so, the goal to reach moderate gain and large bandwidth. Tranconductance cells are relatively simple circuits which allow operating for high frequencies. Future work involve the search of low power consumption and Ultra low-supply voltage structure, an update to nano technologyprocess for RF application 1341 P a g e

REFERENCES [1] R. Hogervorst, J. P. Tero, R. G. H. Eschauzier, and J. H.Huijsing, A Compact Power efficient 3 V CMOS Rail-to-Rail Input/Output Operational Amplifier for VLSI cell Libraries, IEEE Journal of Solid State Circuits, Vol. 29,pp. December 1988. [2] M. Banu, J. M. Khoury, and Y. Tsividis, Fully Differential Operational Amplifier with Accurate Output Balancing, IEEE Journal of Solid State circuits, Vol. 23, No. 6, pp. December 1990. [3] F. Silveira, D. Flandre et P.G.A. Jespers, "A gm/id based methodology for the design of CMOS analog circuits and its application to the synthesis of a SOI micropower OTA", IEEE J. of Solid State Circuits, vol. 31, n. 9, sept. 1996. [4] J.-P. Eggermont, et al., "Design of SOI CMOS operational amplifiers for applications up to 300 C", IEEE Journal of Solid-State Circuits, vol.31, pp. 179-186, 1996. [5] Houda Daoud, Samir Ben Salem, Sonia Zouari,Mourad Loulou, Folded Cascode OTA Design for Wide Band Applications, Design and Test of Integrated Systems in Nanoscale Technology, 2006. [6] R. L. Geiger and E. Sánchez-Sinencio, "Active Filter Design Using Operational Transconductance Amplifiers: A Tutorial", IEEE Circuits and Devices Magazine, Vol. 1, pp.20-32, March 1985. [7] Mixed Signal VSLI Design by Jacob Baker 1342 P a g e