Synchronization. EE442 Lecture 17. All digital receivers must be synchronized to the incoming signal s(t).

Similar documents
Carrier Phase Recovery. EE3723 : Digital Communications. Synchronization. Carrier Phase Recovery. Carrier Phase Synchronization Techniques.

EE 460L University of Nevada, Las Vegas ECE Department

EE 400L Communications. Laboratory Exercise #7 Digital Modulation

Digital Communication

Universitas Sumatera Utara

German Jordanian University Department of Communication Engineering Digital Communication Systems Lab. CME 313-Lab

CARRIER RECOVERY BY RE-MODULATION IN QPSK

German Jordanian University. Department of Communication Engineering. Digital Communication Systems Lab. CME 313-Lab. Experiment 8

2011 PSW American Society for Engineering Education Conference

Optical PLL for homodyne detection

EXPERIMENT 2: Frequency Shift Keying (FSK)

EXPERIMENT NO. 4 PSK Modulation

Costas Loop. Modules: Sequence Generator, Digital Utilities, VCO, Quadrature Utilities (2), Phase Shifter, Tuneable LPF (2), Multiplier

High-speed Serial Interface

Multi-format all-optical-3r-regeneration technology

SOFTWARE DEFINED RADIO

Lecture 12 - Analog Communication (II)

page 7.51 Chapter 7, sections , pp Angle Modulation No Modulation (t) =2f c t + c Instantaneous Frequency 2 dt dt No Modulation

CME312- LAB Manual DSB-SC Modulation and Demodulation Experiment 6. Experiment 6. Experiment. DSB-SC Modulation and Demodulation

A Complete Set of Experiments for Communication Classes

AM, PM and FM mo m dula l ti t o i n

Outline. Communications Engineering 1

Communication System KL-910. Advanced Communication System

CHETTINAD COLLEGE OF ENGINEERING & TECHNOLOGY NH-67, TRICHY MAIN ROAD, PULIYUR, C.F , KARUR DT.

EE470 Electronic Communication Theory Exam II

Chapter 4. Part 2(a) Digital Modulation Techniques

EE3723 : Digital Communications

PLL APPLICATIONS. 1 Introduction 1. 3 CW Carrier Recovery 2

Digital Transceiver using H-Ternary Line Coding Technique

Lecture 2 Fiber Optical Communication Lecture 2, Slide 1

Lecture 160 Examples of CDR Circuits in CMOS (09/04/03) Page 160-1

Lecture 7: Components of Phase Locked Loop (PLL)

QPSK Modulation and Demodulation

BIT SYNCHRONIZERS FOR PSK AND THEIR DIGITAL IMPLEMENTATION

BINARY AMPLITUDE SHIFT KEYING

College of information Technology Department of Information Networks Telecommunication & Networking I Chapter 5. Analog Transmission

Department of Electronic and Information Engineering. Communication Laboratory

ECE5713 : Advanced Digital Communications

CHAPTER 2 DIGITAL MODULATION

Narrowband Data Transmission ASK/FSK

Department of Electronic and Information Engineering. Communication Laboratory. Phase Shift Keying (PSK) & Quadrature Phase Shift Keying (QPSK)

Amplitude Frequency Phase

Mobile Communication An overview Lesson 03 Introduction to Modulation Methods

Exercise 2: FM Detection With a PLL

Modulation (7): Constellation Diagrams

INF4420 Phase locked loops

Department of Electronics & Communication Engineering LAB MANUAL SUBJECT: DIGITAL COMMUNICATION LABORATORY [ECE324] (Branch: ECE)

Emona Telecoms-Trainer ETT-101

Lecture 12. Carrier Phase Synchronization. EE4900/EE6720 Digital Communications

Department of Electronics & Telecommunication Engg. LAB MANUAL. B.Tech V Semester [ ] (Branch: ETE)

Analog Communication.

Analog and Telecommunication Electronics

ECE 4600 Communication Systems

ISSN:

CDMA Mobile Radio Networks

T.J.Moir AUT University Auckland. The Ph ase Lock ed Loop.

Lecture 10. Digital Modulation

ECEN620: Network Theory Broadband Circuit Design Fall 2014

ECEN720: High-Speed Links Circuits and Systems Spring 2017

Communication Channels

PRODUCT DEMODULATION - SYNCHRONOUS & ASYNCHRONOUS

EXPERIMENT WISE VIVA QUESTIONS

Chapter 14 FSK Demodulator

DATA-AIDED CARRIER RECOVERY WITH QUADRATURE PHASE SHIFT-KEYING MODULATION

Revision of Previous Six Lectures

Analog and Telecommunication Electronics

ADVANCED EXPERIMENTS IN MODERN COMMUNICATIONS

Lecture 6. Angle Modulation and Demodulation

Internal Examination I Answer Key DEPARTMENT OF CSE & IT. Semester: III Max.Marks: 100

Pulse-Width Modulation (PWM)

ECEN620: Network Theory Broadband Circuit Design Fall 2014

Design of a Transceiver for 3G DECT Physical Layer. - Rohit Budhiraja

Modulation is the process of impressing a low-frequency information signal (baseband signal) onto a higher frequency carrier signal

9.4. Synchronization:

Binary Phase Shift Keying Demodulation & its Simulation on MATLAB

EXPERIMENT 1: Amplitude Shift Keying (ASK)

17 - Binary phase shift keying

Experiment No. 3 Pre-Lab Phase Locked Loops and Frequency Modulation

CME 312-Lab Communication Systems Laboratory

(Refer Slide Time: 00:03:22)

Lecture Topics. Doppler CW Radar System, FM-CW Radar System, Moving Target Indication Radar System, and Pulsed Doppler Radar System

Chapter 3: DIFFERENTIAL ENCODING

Lecture 11. Phase Locked Loop (PLL): Appendix C. EE4900/EE6720 Digital Communications

Communication Systems Lab

An improved optical costas loop PSK receiver: Simulation analysis

Chapter 6. FM Circuits

Principles of Communications ECS 332

DIGITAL COMMUNICATIONS SYSTEMS. MSc in Electronic Technologies and Communications

EE-4022 Experiment 3 Frequency Modulation (FM)

Optical Coherent Receiver Analysis

ELE636 Communication Systems

Design of CMOS Phase Locked Loop

Design of a Digital Transmission System Using ASAK for the Transmission and Reception of Text Messages Using LABVIEW

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010

Synchronous Oscillator Using High Speed Emitter Couple Logic (ECL) Inverters

Analogue & Digital Telecommunications

Communication Systems Modelling


AC LAB ECE-D ecestudy.wordpress.com

Keysight Technologies

Transcription:

Synchronization EE442 Lecture 17 All digital receivers must be synchronized to the incoming signal s(t). This means we must have a way to perform (1) Bit or symbol synchronization (2) Frame synchronization (3) Carrier and/ or clock synchronization http://mwrf.com/markets/regenerate-coherent-carriers-psk-signals 1

Pulse Restoration or Regeneration Goal Function of Amplification Initial Pulse into Channel Pulse as received Function of Regeneration After Amplification Initial Pulse into Channel Pulse as received As Regenerated http://www.rfwireless-world.com/terminology/optical-repeater-vs-optical-amplifier.html 2

Synchronization Overview Synchronization in a binary receiver: s(t) LPF Regenerator Output Message Incoming Signal Bit Sync Clock Frame Sync Frame Indicator We not only need to recover the data but also the clock (both phase & frequency). After Carlson & Crilly, Communication Systems, 5 th edition, 2010. 3

Polar NRZ to Unipolar Open-Loop Bit Synchronization cos 2Rt b s(t) () 2 s 2 (t) BPF Phase Adjust Feeds Clock BPF strips out the Harmonics. f o = R b Contains fundamental f b =1/T b s(t) s 2 (t) cos 2Rt b After Carlson & Crilly, Communication Systems, 5 th edition, 2010. 4

Another Open-Loop Bit Synchronization Technique s(t) LPF d/dt () 2 Feeds BPF Clock f o = R b ds/dt produces both + and - pulses; squaring the ds/dt output results in all pulses being +. Next we filter with a high-q BPF centered at the f clock. s(t) ds() t dt ds() t dt 2 After Carlson & Crilly, Communication Systems, 5 th edition, 2010. 5

Closed-Loop Bit Synchronization Early/Late Gate Sync (1) Late Gate s(t) T d dt VCO s 1 (t) Absolute Value Loop Filter e s 1 (t) + - + e = s 2 - s 1 T 0 d dt s 2 (t) Absolute Value s 2 (t) Early Gate Bit data synchronization by comparative measurements between the incoming sign s(t) and a locally generated clock signal. This can also be used for carrier tracking. 6

Closed-Loop Bit Synchronization Early/Late Gate Sync (2) +1 Data Signal +1 Data Signal -1 s 1 (t) 0 T T-d d Early Gate Integration -1 0 T s 1 (t) Requires a data state change before and after the channel bit. s 2 (t) d T-d Late Gate Integration s 2 (t) Error e = 0 No change! Error e = -2 This reduces the frequency of the VCO clock signal. 7

What is a Phase lock Loop? 1. A negative feedback control system whose operation is closely linked to frequency modulation (FM is our next topic) 2. Automatically adjusts the frequency and phase of a controlled oscillator to match a reference (or input) frequency 3. Commonly used for carrier synchronization and indirect frequency demodulation 4. A change in the input signal shows up as a change in phase of the input signal and the VCO frequency

Components in a Phase lock Loop 1. Phase detector (phase difference to voltage output) 2. Voltage-controlled oscillator (VCO) 3. Low-pass filter (filters out HF content of phase detector) A cos t ( t) C i Hs () 2B cos t ( t) C o e () o t Lathi & Ding Pages 212-213 9

Some Common Applications of a Phase lock Loop 1. Frequency multiplier which multiplies frequency of a reference oscillator 2. Modulator by adding modulating signal to phase error 3. Demodulator which tracks changes in modulation 4. Coherent receiver operating as a narrow band tunable filter to track the carrier frequency 5. Data synchronizer operating as narrow band tunable filter to recover the clock frequency (digital communication systems) 10

Phase Detector From a XOR Gate X 1 X 2 X out 0 0 0 0 1 1 1 0 1 1 1 0 The area under the pulses is proportional to the phase difference. 11

Low-Pass Filtering PD Output V pd 12

Low-Pass Filtering PD Output V pd cos( ) 1 2 1 2 13

Example: Costas Receiver Uses a Phase Lock Loop I-channel Input Output Phase Detector Costas carrier recovery PLL for BPSK (Binary Phase Shift Keyed) Q-channel Voltage-controlled Oscillator In the case of carrier-recovery in which coherent demodulation is to be performed on QAM-type signals, the Costas loop has found wide-spread use as an unbiased low-variance practical solution. 14

Costas Receiver Uses a Phase Lock Loop Coherent Demodulator Product Modulator cos 2 ft C Low-Pass Filter Local oscillator output Demodulated signal output v 0 (t) signal input Voltage-controlled oscillator Phase Discriminator A m( t) cos 2 f t C C -90 deg Phase Shifter Product Modulator sin 2 ft C Circuit for phase locking ( = 0) Low-Pass Filter 15

Questions? 16