description 1PRE 1Q 1Q GND 2Q 2Q 2PRE 1CLK 1D 1CLR V CC 2CLR 2D 2CLK D, N, OR PW PACKAGE (TOP VIEW) FUNCTION TABLE

Similar documents
ua9637ac DUAL DIFFERENTIAL LINE RECEIVER

description logic diagram (positive logic) logic symbol

SN75150 DUAL LINE DRIVER

SN74F657 OCTAL TRANSCEIVER WITH PARITY GENERATOR/CHECKER AND 3-STATE OUTPUTS SDFS027A D3217, JANUARY 1989 REVISED OCTOBER 1993

SN75157 DUAL DIFFERENTIAL LINE RECEIVER

SN54ALS139, SN74ALS139 DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS

SN54ALS857, SN74ALS857 HEX 2-TO-1 UNIVERSAL MULTIPLEXERS WITH 3-STATE OUTPUTS SDAS170A DECEMBER 1982 REVISED JANUARY 1995

SN75471 THRU SN75473 DUAL PERIPHERAL DRIVERS

74ACT11244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS

SN74CBT3861DWR 10-BIT FET BUS SWITCH. description. logic diagram (positive logic)

SN75158 DUAL DIFFERENTIAL LINE DRIVER

54ACT11109, 74ACT11109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

CD54ACT112, CD74ACT112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

FUNCTION TABLE (each latch) INPUTS OUTPUT OE CLR LE D Q L L X X L L H H L L L H L X Q0 H X X X Z POST OFFICE BOX DALLAS, TEXAS 75265

description CLR SR SER A B C D SL SER GND V CC Q A Q B Q C Q D CLK S1 S0 SR SER CLR CLK SL SER GND

SN75124 TRIPLE LINE RECEIVER

CD74HC4017-Q1 HIGH-SPEED CMOS LOGIC DECADE COUNTER/DIVIDER WITH 10 DECODED OUTPUTS

description/ordering information

AVAILABLE OPTIONS PACKAGE VIOmax SMALL OUTLINE. PLASTIC DIP at 25 C (D) (P) 0 C to 70 C 5 mv LM306D LM306P

SN74LV04A-Q1 HEX INVERTER

1 to 4 Configurable Clock Buffer for 3D Displays

Data sheet acquired from Harris Semiconductor SCHS083B Revised March 2003

74ACT11245 OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

CD54AC138, CD74AC138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

SN54ALS32, SN54AS32, SN74ALS32, SN74AS32 QUADRUPLE 2-INPUT POSITIVE-OR GATES

SN54ALS561A, SN74ALS561A SYNCHRONOUS 4-BIT COUNTERS WITH 3-STATE OUTPUTS

MC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS

AVAILABLE OPTIONS PACKAGE SMALL OUTLINE (D) The D package is available taped and reeled. Add the suffix R to the device type (i.e., LT1030CDR).

SN54ALS09, SN74ALS09 QUADRUPLE 2-INPUT POSITIVE-AND GATES WITH OPEN-COLLECTOR OUTPUTS

SN54ACT16244, 74ACT BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS

ORDERING INFORMATION ORDERABLE PART NUMBER SN74CBTS3306PWR

SN54ACT16240, 74ACT BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

LF411 JFET-INPUT OPERATIONAL AMPLIFIER

SN54ALS38B, SN74ALS38B QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS WITH OPEN-COLLECTOR OUTPUTS

description U/D RCO CLK A B C D ENT ENP GND LOAD CLK U/D V CC Q A Q B A B C D Q C Q D GND ENT RCO ENP LOAD

SN74LV374A-Q1 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS SDLS031A DECEMBER 1983 REVISED DECEMBER 2001

CD54AC04, CD74AC04 HEX INVERTERS

SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

SN54AS885, SN74AS885 8-BIT MAGNITUDE COMPARATORS

CD54HCT258, CD74HCT258 QUADRUPLE 2-LINE TO 1-LINE SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

description logic diagram (positive logic) logic symbol

description/ordering information

SN75207B DUAL SENSE AMPLIFIER FOR MOS MEMORIES OR DUAL HIGH-SENSITIVITY LINE RECEIVERS

description logic diagram (positive logic) logic symbol

1OE 1Y1 1A1 1A2 1Y2 1Y3 1A3 1A4 1Y4 2OE 2Y1 2A1 2Y2 2A2 2A3 2Y3 2Y4 2A4 POST OFFICE BOX DALLAS, TEXAS 75265

description/ordering information

description/ordering information

CD54HC4015, CD74HC4015

CD54ACT20, CD74ACT20 DUAL 4-INPUT POSITIVE-NAND GATES

LM2900, LM3900 QUADRUPLE NORTON OPERATIONAL AMPLIFIERS

CD54AC161, CD74AC161 4-BIT SYNCHRONOUS BINARY COUNTERS

SN54ALS74A, SN54AS74A, SN74ALS74A, SN74AS74A DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET

SN54HC652, SN74HC652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

CD54ACT161, CD74ACT161 4-BIT SYNCHRONOUS BINARY COUNTERS

SN74LVC2G32-EP DUAL 2-INPUT POSITIVE-OR GATE

SN54AHCT174, SN74AHCT174 HEX D-TYPE FLIP-FLOPS WITH CLEAR

LP324, LP2902 ULTRA-LOW-POWER QUADRUPLE OPERATIONAL AMPLIFIERS

AM26C31-EP QUADRUPLE DIFFERENTIAL LINE DRIVER

SN54AHCT174, SN74AHCT174 HEX D-TYPE FLIP-FLOPS WITH CLEAR

ORDERING INFORMATION T A PACKAGE ORDERABLE PART NUMBER. SOIC D Tape and reel SN74CBTD3306DR 40 C to85 C

ORDERING INFORMATION PACKAGE

ORDERING INFORMATION. SOIC DW Tape and reel SN74CBT3384ADWR

TL4581 DUAL LOW-NOISE HIGH-DRIVE OPERATIONAL AMPLIFIER

5-V Dual Differential PECL Buffer-to-TTL Translator

description/ordering information

ORDERING INFORMATION. TOP-SIDE MARKING PDIP N Tube SN74S1051N SN74S1051N

description V CC A CLK RCO MAX/MIN LOAD C B Q B Q A CTEN D/U Q C Q D GND CLK RCO CTEN NC D/U MAX/MIN LOAD GND C A

SN54HC175, SN74HC175 QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SN54ABT646, SN74ABT646 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS SCBS068E JULY 1991 REVISED JULY 1994

description/ordering information

SN54ALS174, SN54ALS175, SN54AS174, SN54AS175B SN74ALS174, SN74ALS175, SN74AS174, SN74AS175B HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

This device contains a single 2-input NOR gate that performs the Boolean function Y = A B or Y = A + B in positive logic. ORDERING INFORMATION

SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

CD54AC08, CD74AC08 QUADRUPLE 2-INPUT POSITIVE-AND GATES

description/ordering information

Supports Partial-Power Down Mode 4.5-V to 5.5-V V Operation. (Output Ground Bounce) <0.8 V at V ESD Protection Exceeds JESD 22

CD74HC4538-Q1 HIGH-SPEED CMOS LOGIC DUAL RETRIGGERABLE PRECISION MONOSTABLE MULTIVIBRATOR

description V CC 2CLR 2D 2CLK 2PRE 2Q 2Q 1CLR 1D 1CLK 1PRE 1Q 1Q GND 2CLR 1CLR 1CLK NC 1PRE NC 1Q 2CLK 2PRE GND

5-V PECL-to-TTL Translator

GENERAL-PURPOSE LOW-VOLTAGE COMPARATORS

CD54HCT373, CD74HCT373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

54AC16245, 74AC BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

3.3 V Dual LVTTL to DIfferential LVPECL Translator

Dual Voltage Detector with Adjustable Hysteresis

SN54ACT00, SN74ACT00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SN54HCT540, SN74HCT540 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

SN54HC377, SN74HC377 OCTAL D-TYPE FLIP-FLOPS WITH CLOCK ENABLE

description/ordering information

SN54173, SN54LS173A, SN74173, SN74LS173A 4-BIT D-TYPE REGISTERS WITH 3-STATE OUTPUTS

CD54/74AC283, CD54/74ACT283

description/ordering information

CD74AC251, CD74ACT251

SN54ALS138A, SN54AS138, SN74ALS138A, SN74AS138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

74AC11373 OCTAL TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

Data sheet acquired from Harris Semiconductor SCHS038C Revised October 2003

SN74FB2033A 8-BIT TTL/BTL REGISTERED TRANSCEIVER

CD54HC373, CD74HC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

RC4136, RM4136, RV4136 QUAD GENERAL-PURPOSE OPERATIONAL AMPLIFIERS

description AGND CLK AV CC 1Y0 1Y1 1Y2 GND GND 1Y3 1Y4 V CC 2Y0 2Y1 GND GND 2Y2 2Y3 1G FBOUT 2G FBIN PW PACKAGE (TOP VIEW)

Transcription:

SCAS499A DECEMBER 1986 REVISED APRIL 1996 Center-Pin V CC and GND Configuratio Minimize High-Speed Switching Noise EPIC (Enhanced-Performance Implanted CMOS) 1-µm Process 500-mA Typical Latch-Up Immunity at 125 C Package Optio Include Plastic Small-Outline (D) and Thin Shrink Small-Outline (PW) Packages, and Standard Plastic 300-mil DIPs (N) D, N, OR PW PACKAGE (TOP VIEW) 1PRE 1Q 1Q GND 2Q 2Q 2PRE 1 2 3 4 5 6 7 14 13 12 11 10 9 8 1CLK 1D 1CLR V CC 2CLR 2D 2CLK description This device contai two independent positive-edge-triggered D-type flip-flops. A low level at the preset (PRE) or clear (CLR) input sets or resets the outputs regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input that meets the setup-time requirements are traferred to the outputs on the low-to-high traition of the clock (CLK) pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input may be changed without affecting the levels at the outputs. The 74AC11074 is characterized for operation from 40 C to 85 C. FUNCTION TABLE INPUTS OUTPUT PRE CLR CLK D Q Q L H X X H L H L X X L H L L X X H H H H H H L H H L L H H H L X Q0 Q0 This configuration is notable; that is, it does not persist when PRE or CLR retur to its inactive (high) level. Please be aware that an important notice concerning availability, standard warranty, and use in critical applicatio of Texas Itruments semiconductor products and disclaimers thereto appears at the end of this data sheet. EPIC is a trademark of Texas Itruments Incorporated. Copyright 1996, Texas Itruments Incorporated POST OFFICE BOX 655303 DALLAS, TEXAS 75265 POST OFFICE BOX 1443 HOUSTON, TEXAS 77251 1443 1

SCAS499A DECEMBER 1986 REVISED APRIL 1996 logic symbol 1PRE 1CLK 1D 1CLR 2PRE 2CLK 2D 2CLR 1 14 13 12 7 8 9 10 S C1 1D R 2 3 6 5 1Q 1Q 2Q 2Q This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage range, V CC.......................................................... 0.5 V to 7 V Input voltage range, V I (see Note 1).......................................... 0.5 V to V CC + 0.5 V Output voltage range, V O (see Note 1)....................................... 0.5 V to V CC + 0.5 V Input clamp current, I IK (V I < 0 or V I > V CC )................................................ ±20 ma Output clamp current, I OK (V O < 0 or V O > V CC )............................................ ±50 ma Continuous output current, I O (V O = 0 to V CC ).............................................. ±50 ma Continuous current through V CC or GND................................................. ±100 ma Maximum power dissipation at T A = 55 C (in still air) (see Note 2): D package.................. 1.25 W N package................... 1.1 W PW package................. 0.5 W Storage temperature range, T stg.................................................. 65 C to 150 C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditio beyond those indicated under recommended operating conditio is not implied. Exposure to absolute-maximum-rated conditio for extended periods may affect device reliability. NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed. 2. The maximum package power dissipation is calculated using a junction temperature of 150 C and a board trace length of 750 mils, except for the N package, which has a trace length of zero. 2 POST OFFICE BOX 655303 DALLAS, TEXAS 75265 POST OFFICE BOX 1443 HOUSTON, TEXAS 77251 1443

SCAS499A DECEMBER 1986 REVISED APRIL 1996 recommended operating conditio MIN NOM MAX UNIT VCC Supply voltage 3 5 5.5 V VCC = 3 V 2.1 VIH High-level input voltage VCC = 4.5 V 3.15 V VCC = 5.5 V 3.85 VCC = 3 V 0.9 VIL Low-level input voltage VCC = 4.5 V 1.35 V VCC = 5.5 V 1.65 VI Input voltage 0 VCC V VO Output voltage 0 VCC V VCC = 3 V 4 IOH High-level output current VCC = 4.5 V 24 ma VCC = 5.5 V 24 VCC = 3 V 12 IOL Low-level output current VCC = 4.5 V 24 ma VCC = 5.5 V 24 t/ v Input traition rise or fall rate 0 10 /V TA Operating free-air temperature 40 85 C electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS VCC TA = 25 C MIN TYP MAX 3 V 2.9 2.9 IOH = 50 µa 4.5 V 4.4 4.4 5.5 V 5.4 5.4 MIN MAX UNIT VOH IOH = 4 ma 3 V 2.58 2.48 V 4.5 V 3.94 3.8 IOH = 24 ma 5.5 V 4.94 4.8 IOH = 75 ma 5.5 V 3.85 3 V 0.1 0.1 IOL = 50 µa 4.5 V 0.1 0.1 5.5 V 0.1 0.1 VOL IOL = 12 ma 3 V 0.36 0.44 V 4.5 V 0.36 0.44 IOL = 24 ma 5.5 V 0.36 0.44 IOL = 75 ma 5.5 V 1.65 II VI = VCC or GND 5.5 V ±0.1 ±1 µa ICC VI = VCC or GND, IO = 0 5.5 V 4 40 µa Ci VI = VCC or GND 5 V 3.5 pf Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms. POST OFFICE BOX 655303 DALLAS, TEXAS 75265 POST OFFICE BOX 1443 HOUSTON, TEXAS 77251 1443 3

SCAS499A DECEMBER 1986 REVISED APRIL 1996 timing requirements over recommended operating free-air temperature range, V CC = 3.3 V ± 0.3 V (see Figure 1) TA = 25 C MIN MAX MIN MAX UNIT fclock Clock frequency 0 100 0 100 MHz tw tsu Pulse duration Setup time before CLK PRE or CLR low 4 4 CLK low or high 5 5 Data high or low 5 5 PRE or CLR inactive 1 1 th Hold time after CLK 0 0 timing requirements over recommended operating free-air temperature range, V CC = 5 V ± 0.5 V (see Figure 1) TA = 25 C MIN MAX MIN MAX UNIT fclock Clock frequency 0 125 0 125 MHz tw tsu Pulse duration Setup time before CLK PRE or CLR low 4 4 CLK low or CLK high 4 4 Data high or low 3.5 3.5 PRE or CLR inactive 1 1 th Hold time after CLK 0 0 switching characteristics over recommended operating free-air temperature range, V CC = 3.3 V ± 0.3 V (unless otherwise noted) (see Figure 1) PARAMETER FROM TO TA = 25 C (INPUT) (OUTPUT) MIN TYP MAX MIN MAX UNIT fmax 100 125 100 MHz tplh tphl tplh tphl PRE or CLR CLK Q or Q Q or Q 1.5 5.8 9.3 1.5 10 1.5 6.5 11.4 1.5 12.2 1.5 7.7 10.5 1.5 11.3 1.5 7.3 9.7 1.5 10.6 switching characteristics over recommended operating free-air temperature range, V CC = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1) PARAMETER FROM TO TA = 25 C (INPUT) (OUTPUT) MIN TYP MAX MIN MAX UNIT fmax 125 150 125 MHz tplh tphl tplh tphl PRE or CLR CLK Q or Q Q or Q 1.5 4.2 6.6 1.5 7.1 1.5 4.7 8.2 1.5 9 1.5 5.4 7.5 1.5 8.2 1.5 5 6.9 1.5 7.5 operating characteristics, V CC = 5 V, T A = 25 C PARAMETER TEST CONDITIONS TYP UNIT Cpd Power dissipation capacitance CL = 50 pf, f = 1 MHz 30 pf 4 POST OFFICE BOX 655303 DALLAS, TEXAS 75265 POST OFFICE BOX 1443 HOUSTON, TEXAS 77251 1443

SCAS499A DECEMBER 1986 REVISED APRIL 1996 PARAMETER MEASUREMENT INFORMATION From Output Under Test tw CL = 50 pf (see Note A) 500 Ω Input 50% 50% VCC 0 V LOAD CIRCUIT VOLTAGE WAVEFORMS Input (see Note B) 50% VCC 50% VCC VCC 0 V tplh tphl Timing Input (see Note B) Data Input tsu 50% VCC VCC In-Phase Output 50% VCC 0 V th tphl VCC 50% VCC 50% Out-of-Phase VCC Output 0 V 50% VCC VOH 50% VCC VOL tplh VOH 50% VCC VOL VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS NOTES: A. CL includes probe and jig capacitance. B. All input pulses are supplied by generators having the following characteristics: PRR 10 MHz, ZO = 50 Ω, tr = 3, tf = 3. C. The outputs are measured one at a time with one input traition per measurement. Figure 1. Load Circuit and Voltage Waveforms POST OFFICE BOX 655303 DALLAS, TEXAS 75265 POST OFFICE BOX 1443 HOUSTON, TEXAS 77251 1443 5

PACKAGE OPTION ADDENDUM www.ti.com 17-Mar-2017 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Drawing Pi Package Qty Eco Plan 74AC11074D ACTIVE SOIC D 14 50 Green (RoHS & no Sb/Br) 74AC11074DE4 ACTIVE SOIC D 14 50 Green (RoHS & no Sb/Br) 74AC11074DR ACTIVE SOIC D 14 2500 Green (RoHS & no Sb/Br) 74AC11074DRG4 ACTIVE SOIC D 14 2500 Green (RoHS & no Sb/Br) 74AC11074N ACTIVE PDIP N 14 25 Pb-Free (RoHS) 74AC11074PWR ACTIVE TSSOP PW 14 2000 Green (RoHS & no Sb/Br) (2) Lead/Ball Finish (6) MSL Peak Temp (3) Op Temp ( C) Device Marking (4/5) CU NIPDAU Level-1-260C-UNLIM -40 to 85 AC11074 CU NIPDAU Level-1-260C-UNLIM -40 to 85 AC11074 CU NIPDAU Level-1-260C-UNLIM -40 to 85 AC11074 CU NIPDAU Level-1-260C-UNLIM -40 to 85 AC11074 CU NIPDAU N / A for Pkg Type -40 to 85 74AC11074N CU NIPDAU Level-1-260C-UNLIM -40 to 85 AE074 Samples (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new desig. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new desig. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise coidered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) (3) MSL, Peak Temp. - The Moisture Seitivity Level rating according to the JEDEC industry standard classificatio, and peak solder temperature. (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device. (5) Multiple Device Markings will be iide parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device. Addendum-Page 1

PACKAGE OPTION ADDENDUM www.ti.com 17-Mar-2017 (6) Lead/Ball Finish - Orderable Devices may have multiple material finish optio. Finish optio are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers coider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. Addendum-Page 2

PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 TAPE AND REEL INFORMATION *All dimeio are nominal Device Package Type Package Drawing Pi SPQ Reel Diameter (mm) Reel Width W1 (mm) A0 (mm) B0 (mm) K0 (mm) P1 (mm) W (mm) Pin1 Quadrant 74AC11074DR SOIC D 14 2500 330.0 16.4 6.5 9.0 2.1 8.0 16.0 Q1 74AC11074PWR TSSOP PW 14 2000 330.0 12.4 6.9 5.6 1.6 8.0 12.0 Q1 Pack Materials-Page 1

PACKAGE MATERIALS INFORMATION www.ti.com 14-Jul-2012 *All dimeio are nominal Device Package Type Package Drawing Pi SPQ Length (mm) Width (mm) Height (mm) 74AC11074DR SOIC D 14 2500 367.0 367.0 38.0 74AC11074PWR TSSOP PW 14 2000 367.0 367.0 35.0 Pack Materials-Page 2

IMPORTANT NOTICE Texas Itruments Incorporated (TI) reserves the right to make correctio, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. TI s published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services. Reproduction of significant portio of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditio, limitatio, and notices. TI is not respoible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictio. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not respoible or liable for any such statements. Buyers and others who are developing systems that incorporate TI products (collectively, Designers ) understand and agree that Designers remain respoible for using their independent analysis, evaluation and judgment in designing their applicatio and that Designers have full and exclusive respoibility to assure the safety of Designers' applicatio and compliance of their applicatio (and of all TI products used in or for Designers applicatio) with all applicable regulatio, laws and other applicable requirements. Designer represents that, with respect to their applicatio, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous coequences of failures, (2) monitor failures and their coequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actio. Designer agrees that prior to using or distributing any applicatio that include TI products, Designer will thoroughly test such applicatio and the functionality of such TI products as used in such applicatio. TI s provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference desig and materials relating to evaluation modules, (collectively, TI Resources ) are intended to assist designers who are developing applicatio that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer s company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice. TI s provision of TI Resources does not expand or otherwise alter TI s applicable published warranties or warranty disclaimers for TI products, and no additional obligatio or liabilities arise from TI providing such TI Resources. TI reserves the right to make correctio, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource. Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applicatio that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not cotitute a licee to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a licee from a third party under the patents or other intellectual property of the third party, or a licee from TI under the patents or other intellectual property of TI. TI RESOURCES ARE PROVIDED AS IS AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not respoible for any failure to meet such industry standard requirements. Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applicatio that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must eure compliance with safety-related requirements and standards applicable to their applicatio. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classificatio outside the U.S. TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applicatio and that proper product selection is at Designers own risk. Designers are solely respoible for compliance with all legal and regulatory requirements in connection with such selection. Designer will fully indemnify TI and its representatives agait any damages, costs, losses, and/or liabilities arising out of Designer s noncompliance with the terms and provisio of this Notice. Mailing Address: Texas Itruments, Post Office Box 655303, Dallas, Texas 75265 Copyright 2017, Texas Itruments Incorporated