CME8000 RC Receiver IC

Similar documents
SPECIFICATION FOR CMMR-8D. RC Module

U4221B. Radio Controlled Clock Receiver. Preliminary Information. Description. Features. Block Diagram

Time-code Receiver T4227

PON CLK D3 D2 D1 D0. Impulse circuit. Figure 1. Block diagram. Extended Type Number Package Remarks

U4224B. Time Code Receiver. Description. Features. Block Diagram

Extended Type Number Package Remarks U2535B-FP. Supply voltage for PIN diode Integrator C 3 C 2. Figure 1. Block diagram

Chip temperature monitoring. Oscillator 140 C. Output stage logic. Time window current measurement Q S Q R S 2. Figure 1.

Part Ordering code Type Marking Remarks BAT41 BAT41-TR or BAT41-TAP BAT41 Tape and Reel/Ammopack

S07B / 07D / 07G / 07J / 07M

TDA4439. Video IF Amplifier for Multistandard TV and VTR. Technology: Bipolar. Features. Case: DIP18. TELEFUNKEN Semiconductors

TDA 1072 A. AM Receiver Circuit. Preliminary Information. Technology: Bipolar Features. TELEFUNKEN Semiconductors. Controlled RF preamplifier

TCMT11.. Series/ TCMT4100

Optocoupler, Phototransistor Output, with Base Connection

TSOP39256CZ1. IR Receiver Modules for Remote Control Systems. Vishay Semiconductors

Photo Modules for PCM Remote Control Systems

Part Ordering code Type Marking Remarks BAT41 BAT41-TR or BAT41-TAP BAT41 Tape and Reel/Ammopack

L-Band Down-Converter for DAB Receivers. Test interface. RF counter Reference counter 32/35/36/ VREF TANK REF NREF C S

Part Ordering code Marking Remarks BAV99-V BAV99-V-GS18 or BAV99-V-GS08 JE Tape and Reel

TSOP591.. IR Receiver Modules for Remote Control Systems. Vishay Semiconductors

BAS19-V / 20-V / 21-V

TSOP48.. IR Receiver Modules for Remote Control Systems. Vishay Semiconductors

BAS81 / 82 / 83. Small Signal Schottky Diodes. Vishay Semiconductors. Features Integrated protection ring against static discharge

Optocoupler, Phototransistor Output, High Reliability, 5300 V RMS

TSOP312.. IR Receiver Modules for Remote Control Systems. Vishay Semiconductors

Part Ordering code Marking Remarks Package BFR90A BFR90AGELB-GS08 BFR90A Packed in Bulk TO-50(3)

TCLT10.. Series. Optocoupler, Phototransistor Output, SOP-4L, Long Mini-Flat Package. Vishay Semiconductors

TV Vertical Deflection Output Amplifier

Silicon PIN Photodiode, RoHS Compliant, Released for Lead (Pb)-free Solder Process, AEC-Q101 Released

Zero-Voltage Switch with Adjustable Ramp. R 2 (R sync ) 220 k (250 V~) Synchronization. Full-wave logic T2117

Part Ordering code Type Marking Remarks BAS85 BAS85-GS18 or BAS85-GS08 - Tape and Reel

TFBS6614. Lowest Profile 4 Mbits/s (FIR) Infrared Transceiver Module VISHAY. Vishay Semiconductors

Standard SMD LED PLCC-2

BPW41N. Silicon PIN Photodiode. Vishay Semiconductors

MCL103A / 103B / 103C

Optocoupler, Phototransistor Output, no Base Connection

IR Receiver Modules for Remote Control Systems

Optocoupler, Phototransistor Output, SOP-6L5, Half Pitch, Long Mini-Flat Package

TEKS5400. Silicon Photodetector with Logic Output VISHAY. Vishay Semiconductors

S186P. Silicon PIN Photodiode. Vishay Semiconductors

Optocoupler, Phototransistor Output, Low Input Current

Photo Modules for PCM Remote Control Systems

IL388DAA. Linear Optocoupler, PCMCIA package. Vishay Semiconductors

IR Receiver Modules for Remote Control Systems

BP104. Silicon PIN Photodiode. Vishay Semiconductors

BPV10NF. High Speed Silicon PIN Photodiode. Vishay Semiconductors

LH1503AAC/ AACTR/ AB. 2 Form A Solid State Relay. Vishay Semiconductors

TCLT10.. Series. Optocoupler, Phototransistor Output, SOP-4L, Long Mini-Flat Package VISHAY. Vishay Semiconductors

TLMC310. Low Current SMD LED VISHAY. Vishay Semiconductors

IR Receiver Modules for Remote Control Systems

Optocoupler, Phototransistor Output, with Base Connection, 300 V BV CEO

Part Ordering code Marking Remarks BAV99-V BAV99-V-GS18 or BAV99-V-GS08 JE Tape and Reel

IR Receiver Modules for Remote Control Systems

Linear Optocoupler, PCMCIA Package

Part Ordering code Marking Remarks MMBT2222A MMBT2222A-GS18 or MMBT2222A-GS08 1P Tape and Reel

TSOP312.. IR Receiver Modules for Remote Control Systems VISHAY. Vishay Semiconductors

BPV23NF(L) Silicon PIN Photodiode. Vishay Semiconductors

TEA1007. Simple Phase Control Circuit. Description. Features. Block Diagram

Optocoupler, Phototransistor Output, SOP-4L, Long Mini-Flat Package


IR Receiver Modules for Remote Control Systems

BFR91. Silicon NPN Planar RF Transistor. Vishay Semiconductors

High Speed Infrared Emitting Diode, 870 nm, GaAlAs Double Hetero

Photo Modules for PCM Remote Control Systems

Supply voltage limitation Voltage control monitoring. Sync. Control logic. RC Oscillator Divider 1:2 10. Figure 1. Block diagram with external circuit

BPW46L. Silicon PIN Photodiode. Vishay Semiconductors

Optocoupler, Phototransistor Output, AC Input

BRT11/ 12/ 13. Optocoupler, Phototriac Output. Vishay Semiconductors

BFR 93 / BFR 93 R. Silicon NPN Planar RF Transistor. Applications. Features. Absolute Maximum Ratings. Maximum Thermal Resistance

SF229 Low Power PIR Circuit IC For security applications

BPW41N. Silicon PIN Photodiode. Vishay Semiconductors

LH1505AB/ AAC/ AACTR. Pb Pb-free. Dual 1 Form A Solid State Relay. Vishay Semiconductors

Photo Modules for PCM Remote Control Systems

Silicon NPN Planar RF Transistor

(U813BS-SP, U813BSE-SP)

Part Ordering code Marking Remarks Package BFR91A BFR91AGELB-GS08 BFR91A Packed in Bulk TO-50(3)


Integrated Low Profile Transceiver Module for Telecom Applications IrDA Standard

SD103AW-V/103BW-V/103CW-V

Optocoupler, Phototransistor Output, High Reliability, 5300 V RMS, 110 C Rated

Parameter Test Conditions Symbol Value Unit Junction ambient on glass fibre printed board (40 x 25 x 1.5) mm 3 plated with 35m Cu

TLMO / S / Y1000. Low Current 0603 LED. Vishay Semiconductors

Transmissive Optical Sensor with Phototransistor Output

RF-amplifier up to GHz range specially for wide band antenna amplifier.

EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.

1N5221B to 1N5267B. Small Signal Zener Diodes. Vishay Semiconductors


Linear Optocoupler, PCMCIA Package

SD103A/103B/103C. Small Signal Schottky Diodes. Vishay Semiconductors

Dual Photovoltaic MOSFET Driver Solid State Relay

LH1520AB/ AAC/ AACTR. Pb Pb-free. Dual 1 Form A Solid State Relay. Vishay Semiconductors

Optocoupler, Photodarlington Output, High Gain, With Base Connection

Part Ordering code Remarks TSMS3700-GS08 TSMS3700-GS08 MOQ: 7500 pcs TSMS3700-GS18 TSMS3700-GS18 MOQ: 8000 pcs

TFDU2201. Low Profile Transceiver Module PIN Photodiode and Infrared Emitter. Vishay Semiconductors

TCET1100/ TCET1100G. Pb Pb-free. Optocoupler, Phototransistor Output, High Temperature. Vishay Semiconductors

Silicon NPN Planar RF Transistor

Part Ordering code Marking Remarks BAW56-V BAW56-V-GS18 or BAW56-V-GS08 JD Tape and Reel

TDCG1050M, TDCG1060M, TDCR1050M, TDCR1060M Clock Display

BPW17N. Silicon NPN Phototransistor. Vishay Semiconductors

Clock Display FEATURES APPLICATIONS. (nm) I F I F

Part Ordering code Type Marking Remarks BAT85S BAT85S-TR or BAT85S-TAP BAT85S Tape and Reel/Ammopack

Transcription:

Data Sheet CME000 RC Receiver IC The RF Technology Specialist Short Description The CME000 is a BiCMOS integrated straight through receiver with build in very high sensitivity and a pre-decoding of the time signal transmitted from WWVB, DCF77, JJY, MSF and HBG. The receiver is prepared for multi-mode reception by using an integrated logic. Integrated functions as stand by mode, integrated antenna switching, integrated crystal switching and a hold mode function offer features for universal applications. The power down mode increases the battery lifetime significantly and makes the device ideal for all kinds of radio controlled time pieces. Features o Low power consumption (<00µA) o Very high sensitivity (0.µV) o Build in pulse decoding for different protocols o Switchable for 3 different frequencies o High selectivity by using crystal filter o Power down mode o Only a few external components necessary o AGC hold mode o Wide frequency range (0... 0 khz) o Low power applications (... 5.0 V) o Automatic protocol recognition o Pre-decoded protocol information o Fast data transfer to CPU (00ms) o Use of the CPU clock (376Hz) o Improved noise resistance o Integrated AGC adaptation Two built-in low impedance antenna switches (0 Ohm/3V) o True Bit strength indication Benefits o Extended Battery operating time o Decoding of the signal extremely simplified o Simplified micro controller software o Simplified multi frequency handling o Easy world time piece design o Automatic country recognition o True signal quality information Block Diagram QIN QLOUT QMOUT QHOUT VL PON GNDL ANT IN IN crystal switch AGC rect.- AGC Bias TCO contr. unit Logic I/O Unit CLKSEL CLOCK DR DATA DT BSI BSI ANT GND DEM PK SS SS HLD Figure. CME000 B..03.05.03.005 of

Data Sheet CME000 3 Ordering Information Extended Type Number Package Remarks CME000-DDT no die in trays CME000-TL* yes SSO CME000-TLQ* Yes SSO Taped and reeled *The packaged version of CME000 is prepared for lead-free soldering. Soldering parameters are tbd. Absolute Maximum Ratings Parameters Symbol Value Unit Supply voltage 5.5 V Ambient temperature range..9v T amb -0 to +75 C Ambient temperature range.5 5.5V T amb -0 to +5 C Storage temperature range R stg -55 to +50 C Junction temperature T j 5 C Electrostatic handling (MIL Standard 3 D HMB) +/- V ESD kv Electrostatic handling (MIL MM ) +/- V ESD 00 V 5 PAD Coordinates The CME000 is available as die for "chip-on-board" mounting and in SSO package. DIE size:,73mm x,5mm PAD size: contact window µm / µm Thickness: 300µm±0µm Symbol Function x-axis (µm) y-axis (µm) Pad # (dice) Pin # (SSO*) ANT Antenna switch 9.0 3.6 IN Input antenna 5. 3.6 IN Input antenna 395.3 3.6 3 3 ANT Antenna switch 56.5 0. Supply voltage analog part 56.5 90. 5 5 QHOUT Crystal 3 output 56.5 75.3 6 6 QMOUT Crystal output 56.5 59. 7 7 QLOUT Crystal output 56.5 3.0 GND Ground analog part 53. 6.6 9 9 QIN Crystal input 56.5.3 0 0 DEM Capacity for peak-detector 505. 7. PK Capacity for AGC 767.0 7. 3 TEST Test I/O 57..6 3 PON Power on 7.3.6 6 HLD AGC hold 959.5.6 5 7 GNDL Ground logic part 39. 7.5 6 BSI Bit strength indicator 5. 355.0 7 9 BSI Bit strength indicator 5. 05.6 0 DT Data send clock 57. 070.3 9 Data Data output 57. 6.7 0 DR Data ready in register 5. 99. 3 Clock Input 0 / 096Hz 57.5 5.9 SS Transmitter select 33.0 3.7 3 5 SS Transmitter select 950. 3.7 6 VL Supply voltage logic part 57.9.9 5 7 CLKSEL Clock select 7. 3.7 6 CME000 B..03.05.03.005 of

Data Sheet CME000 6. Pad Layout Pin Layout SSO ANT 5 IN IN 3 ANT CLKSEL VL 6 5 SS SS 3 Clock DR ANT 7 CLKSEL VL QHOUT QMOUT QLOUT GND QIN Y-axis Reference point 6 7 9 0 3 5 6 DEM X-axis PK TEST PON HLD GNDL 0 9 7 Data DT BSI BSI Figure. Pad layout The PAD coordinates are referred to the left bottom point of the contact window IN ANT QHOUT QMOUT QLOUT GND QIN 3 5 6 7 9 0 CME000 MFB 6 SS 5 SS Clock 3 DR Data DT 0 BSI 9 BSI NC GNDL DEM 7 HLD PK 3 6 PON TEST 5 NC Figure 3. Pin layout SSO CME000 B..03.05.03.005 3 of

Data Sheet CME000 IN, IN A ferrite antenna is connected between IN and IN. For high sensitivity, the Q factor of the antenna circuit should be as high as possible. Please note that a high Q factor requires temperature compensation of the resonant frequency in most cases. We recommend a Q factor between 0 and 50, depending on the application. An optimal signal-to-noise ratio will be achieved by a resonator resistance of 0 kohm to 00 kohm. ANT, ANT To realize a reception at different frequencies with one antenna, it is possible to connect additional capacitors between the inputs. An internal MOSswitch is activated when a 60kHz protocol is activated. A second internal switch is activated choosing the JJY0 protocol (see table page 9). The capacitors have to be connected between ANT and IN for adjusting the 60kHz frequency, and between ANT and IN to adjust the frequency to 0kHz. Note in this case both switches are active. In applications with supply voltages below.5v the impedance of the switches is probably too high for a good Q-factor. In applications with less than 3 frequencies leave the unused pins open QHOUT, QMOUT, QLOUT In order to achieve a high selectivity, a crystal is connected between the Pins QOUT and QIN. It is used with the serial resonant frequency according to the time-code transmitter and acts as a serial resonator. Up to 3 crystals could be connected from QLOUT, QMOUT and QHOUT to the common input QIN. The outputs will be automatically selected by the pin SS and SS (see table). Only one of the outputs is active. Note that the output QLOUT is active if JJY0 is selected. QMOUT is active if a 60kHz protocol is selected, and QHOUT is only active for DCF or HBG. In applications with less than 3 different frequencies, leave the unused output pins open. The given parallel capacitor of the filter crystal (about. pf) is internally compensated so that the bandwidth of the filter is about 0 Hz. The impedance of QIN is high. Parasitic loads have to be avoided. Pad 5 Pin 5 Q 0k 0k Pad 5 Pin 5 QHOUT QMOUT QLOUT PIN6 PIN7 PIN Pad6 Pad7 Pad ANT 00k 00k GND Pad Pin RF - AMP Pad 9 Pin 9 Figure 5. IN QIN Pad 3 Pin 3 IN Pad Pin ANT from AGC Pad 5 Pin 5 00k Pad Pin QIN GND Pad 0 Pin 0 k Pad 9 Pin 9 Figure. GND Pad 9 Pin 9 Figure 6. CME000 B..03.05.03.005 of

Data Sheet CME000 DEM Demodulator output. To ensure the function, an external capacitor has to be connected at this output. Pad 5 Pin 5 NOTE: Automatic adjustment of PK and DEM timing To realize a good regulation timings of the demodulator and the peak detector the charge and discharge currents for the capacitors at DEM and PK have different values for the different protocols. This is automatically switched internally by choosing the protocol with SS and SS. DEM Pad 0 5k Pin GND Pad 9 Pin 9 Figure 7. PK Peak detector output. An external capacitor has to be connected to ensure the function of the peak detector. The value of the capacitance influences the AGC regulation time., GND, VL, GNDL V CC and GND are the supply voltage inputs for the analog part. V L and GNDL are the supply voltage inputs for the digital part. The positive supplies have to be connected externally, and also the ground pins. To power down the circuitry it is recommended to use the PON input and not to switch the power supply. Switching the power supply results in a long power up waiting time. Pad 5 Pin 5 VL Pad 5 Pin 7 Pad 5 Pin 5 PK Pad Pin 3 k + - from demodulator GND Pad 9 Pin 9 GNDL Pad 6 Pin GND Figure 9. Pad 9 Pin 9 Figure. CME000 B..03.05.03.005 5 of

Data Sheet CME000 CLOCK, DT, PON, HLD These pins are high impedant MOS-inputs and require MOS-levels for operating CLOCK To run the IC it is necessary to apply the clock chosen by CLKSEL. All the timings given referred to this clock cycles. In power down mode a clocking is not necessary. HLD AGC hold mode: HLD high (V HLD = V CC ) sets AGC HLD off, HLD low (V HLD = 0) or open sets AGC HLD on, that is it holds for a short time the AGC voltage. This can be used to prevent the AGC from peak voltages, created by e.g. a stepper motor. Additional, there will be internal hold function generated, especially during read-out of data. BSI BSI PON HLD BSI, BSI, DATA, DR These pin are MOS-outputs, which deliver MOS-level. VL Pad 5 PIN 7 PIN 9 PIN 0 PIN 6 PIN 7 PAD 7 PAD PAD PAD 5 ESD protection PON PON must be either connected to V CC or GND. If PON is connected to GND, the receiver will be activated. The set-up time is typically 0.5 s after applying GND at this pin. If PON is connected to V CC, the receiver will switch to power-down mode. A power down period of min. msec is necessary after switching on the power supply and before switching to another protocol. GNDL Pad 6 PIN Figure. ESD protection VL Pad 5 PIN 7 CLOCK DT PON HLD PIN PIN PIN 6 PIN 7 PAD PAD 9 PAD PAD 5 GNDL Pad 6 PIN Figure 0. CME000 B..03.05.03.005 6 of

Data Sheet CME000 SS, SS, CLKSEL SS, SS 5 different protocols and test modes are selected by this tri-state input pins (see table). The selection is done in the first 0msec after the power down period. Then the selected protocol is internally stored and active until the next power down. CLKSEL The IC can be clocked by different frequencies. A clock 096Hz (376Hz / ) is expected if CLKSEL is connected to. CLKSEL open or connected to GND needs a clock frequency of 0Hz (376Hz / 3). The selection is done in the first 0msec after the power down period. Then the selected frequency is fix until the next power down. VL Pad 5 PIN 7 ESD protection 300k SS SS CLKSEL PIN 5 PIN 6 PIN PAD 3 PAD PAD 6 300k GNDL Pad 6 PIN Figure. CME000 B..03.05.03.005 7 of

Data Sheet CME000 7 Electrical Characteristics V = 3V, input signal frequency 77.5 khz +/- 5 Hz; carrier voltage 00% reduction to 5% for t MOD = 00ms; CC t amb = 5 C, max./min. limits are at +5...C ambient temperature, unless otherwise specified. Parameter Supply voltage range (V L, V CC No different supply voltages allowed!) Test condition / Pin Symbol Min. Typ. Max. Unit V CC. 5.0 V Supply current I CC 90 <0 µa Set-up time after V CC ON* V CC = 3V t.5 s Reception frequency range F in 0 0 khz Minimum input voltage IN, IN V in 0.5 0. µv Maximum input voltage IN, IN V in 30 50 mv Setup time after PON for receiver part* Power-ON control; PON Quiescent current receiver OFF Pad/Pin PON V PON =V CC, Pad/Pin V CC t.5 s I CC0 0.03 0.05 µa Set-up time after PON* t 0.5 s Logical Part (digital inputs: PON, HLD, DT, Clock) ** Pins PON, HLD, DT, Clock Low level High level 0.5 V L 0.5 V L V V Input leakage current 0<V i < V L - µa Logical Part (digital outputs: DR, Data, BSI, BSI) Pins DR, Data, BSI, BSI Output low Iol = 0µA 0. x V L V Output High Ioh = -0µA 0.9 x V L V * During analog test mode at pin TEST **) Type means: A = 00% tested, B = 00% correlation tested, C = Characterized on samples, D = Design parameter CME000 B..03.05.03.005 of

Data Sheet CME000 Parameter Test condition / Pin Symbol Min. Typ. Max. Unit Logical Part (tristate inputs: SS, SS, clksel) Active only during the first 6 clock cycles (0Hz) after Power-on-Reset ** Pins SS, SS, clksel Low level (R to GND) High level (R to V L ) 0 0 kohm kohm A A Open (leakage current) 00 na A Input leakage current after detection 0 < V i < V L - + µa A Antenna switch (Pins ANT, ANT) V CC = 3V Resistance to IN Switch on (SS = open) M Ohm A Resistance to IN Switch off (SS = 30 50 Ohm A SS = not open) **) Type means: A = 00% tested, B = 00% correlation tested, C = Characterized on samples, D = Design parameter Logical function of SS (pin5), SS (pin 6) Crystal ANT ANT Checked Data out* SS SS Mode Protocol protocols L L normal JJY0 QL On On JJY 00 L H Normal WWVB QM On Off WWVB JJY MSF 0 00 H L normal JJY60 QM On Off JJY 00 H H normal MSF QM On Off MSF O L normal DCF77 QH Off Off DCF77 0 O H normal DCF77 QH Off Off DCF77 0 O O Not allowed = O open *Protocol identifier bits -3 (refer to data out timing table ) After connecting power supply or/and after choosing a different country, PON (Reset mode) has to be performed. CME000 B..03.05.03.005 9 of

Data Sheet CME000 9 Protocol recognition To get a fast information of the received protocol, after every power on the received signal will be compared with the chosen protocol. The bit stream is checked for pulses with characteristically pulse duration. To start a new protocol recognition it is necessary to reset via PON. Three bits are output on Data_Out pin when the protocol is detected. Output on Data_Out pin is specified in the table Logical function of SS, SS (page 9). WWVB is designed such that when S, S selected WWVB, CME000 scans automatically in parallel the 3 possibilities in JJY, WWVB and MSF. Once protocol identified is not WWVB, user should switch to its correct protocol setting and confirm once again on the correct setting in 60kHz. 0 Bit Strength Indicator Refresh rate: Information will be refreshed every second Output as binary digital output on BSI (pin0) and BSI (pin9) BSI BSI Level 3 Near 00% correct bits 0 Some bit error, but still decodable 0 More bit errors, can try to decode, incorrect information possible 0 0 0 Decoding impossible Bit strength indication The pins BSI and BSI are the output pins for the bit strength indication with levels. The bit strength indication is only influenced by the quality of the received bit and not of the field strength. The bit strength indication starts after every power on at 0. So the outputs will be updated every second. CME000 B..03.05.03.005 0 of

Data Sheet CME000 Time Diagram for normal read out (only at end-of-minute) DR 00 ms DT 0 max. frequ. 0kHz min. high or low 0µs 6 clock cycles DATA x 0 Sec 0...Sec 59 X: can be or 0 depending on the content of the last bit from the previous bit stream In case after reset, X=0 3 protocol bits + signal bit + 60 data bits Time diagram for protocol-identified read out (any time other than end-of minute) DR 5.6ms DT 0 clock cycles DATA x 0 0 X: can be or 0 depending on the content of the last bit from the previous bit stream In case after reset, X=0 bits (3 identified protocol bits + signal bit) Note: CONTROL BIT = stands for data bits to be followed behind, continue clocking data_out for 60 more data bits = 0 stands for no data bits to be followed, no need to continue clocking data_out Timing test condition: clock frequency = 0Hz max. input CLOCK frequency: 05Hz min. input CLOCK frequency: 03Hz Wake up time before DT: ms CME000 B..03.05.03.005 of

Data Sheet CME000 Data Ready Flag and Framestart is active based on the following criteria for the different protocols : Sec 59 Sec 00 Sec 0 00 00 300 00 500 600 700 00 900 000 00 00 300 00 500 600 700 00 900 000 00 00 300 00 500 600 700 00 900 000 Germany DCF DR Flag Great Britain MSF DR Flag USA WWVB DR Flag Japan JJY (inverted) DR Flag Data Ready flag information is always available in the first second of the minute. CME000 B..03.05.03.005 of

Data Sheet CME000 Behaviour of the Hardware Logic DCF77 Signal: at minimum µv input voltage all 60 bit of the signal are decoded without failure and the frame marker (no modulation at bit 60) is recognized also. A pulse of ~00ms is recognized as binary and a pulse of ~00ms is recognized as a binary 0. After the reception of a complete string, including the frame marker, all bit are stored in the equivalent place in the shift register (bit in cell, bit 60 in cell 60) WWVB Signal: at minimum µv input voltage all 60 bit of the signal are decoded without failure and the frame marker and the position markers (00ms) are recognized also. A pulse of ~500ms is recognized as a binary and a pulse of ~00ms is recognized as a binary 0. After reception of a complete string, including the frame marker, all bit are stored in the equivalent place in the shift register (bit in cell, bit 60 in cell 60). MSF Signal: at minimum µv input voltage all 60 bit of the signal are decoded without failure and the frame marker (500ms) is recognized also. A pulse of ~00ms is recognized as a binary and a pulse of ~00ms is recognized as a binary 0. After reception of a complete string, including the frame marker, all bit are stored in the equivalent place in the shift register (bit in cell, bit 60 in cell 60) The bits 53-5 (parity checks bits) have a special treatment, a pulse of ~300msec is recognized as a binary and a pulse of ~00msec as a binary 0. JJY Signal: At minimum µv input voltage all 60 bit of the signal are decoded without failure and the frame marker and the position markers (00ms) are recognized also. A pulse of ~500ms is recognized as binary and a pulse of ~00ms is recognized as a binary 0. After reception of a complete string, including the frame marker, all bit are stored in the equivalent place in the shift register (bit in cell, bit 60 in cell 60). Every unused bit will be stored with the same condition as the normal bits of this protocol (e.g. for MSF ~00msec is stored as a binary 0, and a ~00msec pulse as binary ) Unused bits are listed as follows: MSF: - 6, 5; WWVB:, 0,,, 0,,, 3-3, 0-,5 JJY:, 0,,, 0,,, 3, 35, 53-5 DCF: no special treatment for unused bits Storage of Position Markers and Frame start Bits These bits will be stored as a, if the pulse is about the expected length ( WWVB 00msec), otherwise a binary 0 is stored. List of position markers, and frame start bits: WWVB, JJY: 0, 9, 9, 9, 39, 9, 59 MSF: 0 DCF: 59 CME000 B..03.05.03.005 3 of

Data Sheet CME000 Test modes In the analog test mode, which could be selected by SS and SS (see table Logical function of SS, SS ), Pin TEST is connected internally to the output of the analog part. The signal TCO is now available for testing, and is internally still connected to the logic part. In the digital Test mode the pin TEST is an input for the logic part. With a digital pattern the logic part can be tested. The internal connection TCO is open in the digital test mode. 3 Application Circuitry for antenna solution (77.5 khz) 77500Hz 3 V 0 7µF QIN QLOUT QMOUT QHOUT VL PON GNDL ANT Transformer IN IN crystal switch AGC rect.- AGC Bias TCO contr. unit Logic I/O Unit CLKSEL CLOCK DR DATA DT BSI BSI MCU EPSON SC636C ANT Figure 3. GND DEM PK SS SS HLD 00nF 3.3µF Application Circuitry for multi frequency antenna use (3 frequencies: 0kHz, 60kHz, 77.5kHz) 0000Hz 60000Hz 77500Hz 3 V 0 7µF QIN QLOUT QMOUT QHOUT VL PON GNDL ANT IN IN crystal switch AGC rect.- AGC Bias TCO contr. unit Logic I/O Unit CLKSEL CLOCK DR DATA DT BSI BSI MCU EPSON SC636C ANT GND DEM PK SS SS HLD 00nF 3.3µF Figure. CME000 B..03.05.03.005 of

Data Sheet CME000 5 Information on the German Transmitter (Customer is responsible to verify this information) Station: DCF 77 Location: Mainflingen/Germany Frequency: 77.5 khz Geographical coordinates: 50 0'N, 09 00'E Transmitting power: 50 kw Time of transmission: permanent Time frame minute (Index count second) Time frame 0 5 0 5 0 5 30 35 0 5 50 55 0 5 0 M R A Z Z A S 0 0 0 P 0 0 P 0 0 0 0 0 0 0 P3 Example: 9.35h coding when required minutes hours Calendar day day month of the week S 0 0 0 P 0 0 P year seconds 0 3 5 6 7 9 30 3 3 33 3 35 minutes hours Start Bit Parity Bit P Parity Bit P Figure 5. M = Minute marker (00ms) Z = DST (wintertime = 00ms, otherwise 00ms) R = Second marker (00ms = transmission by reserve antenna) A = Announcement of leap second A = Announcement of change-over to summer-time or vice versa) S = Startbit of time code information Z = DST (summertime = 00ms, otherwise 00ms) P-P3 = Parity check bits Modulation The carrier amplitude is reduced to 5% at the beginning of each second for a period of 00 ms (binary zero) or 00 ms (binary one), except the 59 th second. Time-Code Format (based on Information of Deutsche Bundespost) The time-code format consists of -minute time frames. There is no modulation at the beginning of the 59 th second to indicate the switch over to the next -minute time frame. A time frame contains BCD-coded information of minutes, hours, calendar day, day of the week, month and year between the 0 th second and 5 th second of the time frame, including the start bit S (00 ms) and parity bits P, P and P3. Furthermore, there are 5 additional bits R (transmission by reserve antenna), A (announcement of change-over to summer time), Z (during summer time 00 ms, otherwise 00 ms), Z (during winter time 00 ms, otherwise 00 ms) and A (announcement of leap second) transmitted between the 5 th second and 9 th second of the time frame. CME000 B..03.05.03.005 5 of

Data Sheet CME000 6 Information on the Swiss Transmitter (Customer is responsible to verify this information) Station: HBG Location: Prangins/Switzerland Frequency: 75 khz Geographical coordinates: 6 'N, 06 5'E Transmitting power: 0 kw Time of transmission: permanent Time frame minute (Index count second) Time frame 0 5 0 5 0 5 30 35 0 5 50 55 0 5 0 X A E H L S 0 0 0 P 0 0 P 0 0 0 0 0 0 0 P3 coding when required minutes hours Calendar day day month of the week Example: 9.35h S 0 0 0 P 0 0 P year seconds 0 3 5 6 7 9 30 3 3 33 3 35 minutes hours Start Bit Parity Bit P Parity Bit P Figure 5. X = A = Minute marker Announcement of change over to summer time or vice-versa L= Announcement of leap second S= Startbit of timecode information E= DST (summertime = 00ms, otherwise 00ms) P-P3= Partiy check bits H= DST (wintertime = 00ms, otherwise 00ms) Modulation The carrier amplitude is reduced to 5% at the beginning of each second for a period of 00 ms (binary zero) or 00 ms (binary one), except the 59 th second. Time-Code Format (based on Information of Bundesamt für Metrologie und Akkreditierung (METAS)) The time-code format consists of -minute time frames. There is no modulation at the beginning of the 59 th second to indicate the switch over to the next -minute time frame. A time frame contains BCD-coded information of minutes, hours, calendar day, day of the week, month and year between the 0 th second and 5 th second of the time frame, including the start bit S (00 ms) and parity bits P, P and P3. Furthermore, there are 5 additional bits R (transmission by reserve antenna), A (announcement of change-over to summer time), E (during summer time 00 ms, otherwise 00 ms), H (during winter time 00 ms, otherwise 00 ms) and L (announcement of leap second) transmitted between the 5 th second and 9 th second of the time frame. CME000 B..03.05.03.005 6 of

Data Sheet CME000 7 Information on the British Transmitter (Customer is responsible to verify this information) Station: MSF Location: Rugby Frequency: 60 khz Geographical coordinates: 5 'N, 0 'W Transmitting power: 50 kw Time of transmission: permanent, except for quarterly and annual outages Time frame minute (Index count second) Time frame 0 5 0 5 0 5 30 35 0 5 50 55 0 5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Switch over to the next time frame 0 500ms 500ms year month day of the month day of the week hour minute Parity check bits minute identifier BST hour + minute day of the week day + month year BST / GMT change impending Example: March 993 0 0 0 0 0 Seconds 7 9 0 3 5 6 7 9 30 year month Figure 6. Modulation The carrier amplitude is switched off at the beginning of each second for a period of 00 ms (binary zero) or 00 ms (binary one). Time-Code Format The time-code format consists of -minute time frames. A time frame contains BCD coded information of year, month, calendar day, day of the week, hours and minutes. At the switch-over to the next time frame, the carrier amplitude is reduced for a period of 500 ms. The presence of the fast code during the first 500 ms at the beginning of the minute is not guaranteed. The transmission rate is 00 bit/s and the code contains information of hour, minute, day and month. CME000 B..03.05.03.005 7 of

Data Sheet CME000 Information on the US Transmitter (Customer is responsible to verify this information) Station: WWVB Location: Fort Collins/Colorado Frequency: 60 khz Geographical coordinates: 0 0'N, 05 03' W Transmitting power: 50 kw Time of transmission: permanent Time frame minute (Index count second) Time frame 0 5 0 5 0 5 30 35 0 5 50 55 0 5 0 P0 FRM 0 0 0 P 0 0 P 00 00 0 0 0 0 P3 ADD SUB ADD P 00 00 00 00 0 0 0 0 P5 L L TCA DST P0 minutes hours days UTI UTI year sign correction (ms) daylight saving time bits leap second warning bit leap year indicator bit FRM = Frame Marker 0.s 0. 5s 0 0.s P L = L = TCA = DST = Leap year indicator = non leap year 0 = leap year The bit is set to during each leap year after January but before February 9. It is set back to 0 on January of the year following the leap year. Leap second warning bit The bit is set to near the start of the month in which a leap second is added. It is set to 0 immediately after the leap second insertion. Time change announcement Daylight savings time bit P0 - P5 = Position marker Modulation The carrier amplitude is reduced by 0 db at the beginning of each second and is restored within 500 ms (binary one) or within 00 ms (binary zero) or within 00 ms (position-identifier marker or frame reference marker). Time-Code Format The time-code format consists of -minute time frames. A time frame contains BCD-coded information of minutes, hours, days and year. In addition, there are 6 position-identifier markers (P0 thru P5) and frame-reference marker with reduced carrier amplitude of 00 ms duration CME000 B..03.05.03.005 of

Data Sheet CME000 9 Information on the Japanese Transmitter (Customer is responsible to verify this information) Station: Ohtakadoya-yama Location: Miyakoji Vil.,Fukushima Pref. Frequency: 0 khz Geographical coordinates: 37 'N, 0 5'E Transmitting power: 50 kw Time of transmission: permanent Station: Hagane-yama Location: Fuji Vil., Saga Pref. Frequency: 60 khz Geographical coordinates: 33 'N, 30 'E Transmitting power: 50 kw Time of transmission: permanent Time frame minute (Index count second) Time frame 0 5 0 5 0 5 30 35 0 5 50 55 0 5 0 P0 FRM 0 0 0 P 0 0 P 00 00 0 0 0 0 P3 PA PA SU P SU 0 0 0 0 P5 LS LS P0 0 0 0 0 minutes hours days year Leap second 0.s 0.5s 0.s 0 P 0.5 second: Binary one 0. second: Binary zero 0. second: Position identifier markers P0...P5 FRM = Frame marker LS = Leap second LS = Leap second P0-P5 = Position identifier markers Pa+Pa = Parity bits Modulation The carrier amplitude is 00% at the beginning of each second and is switched to 0% after 500 ms (binary one) or after 00 ms (binary zero) or after 00 ms for Position-identifier marker (P0...P5) and frame reference marker. Time-Code Format The time-code format consists of -minute time frames. A time frame contains BCD-coded information of minutes, hours, days, weeks and year. In addition, there are 6 position-identifier markers (P0 through P5) with reduced carrier amplitude of 00 ms duration. CME000 B..03.05.03.005 9 of

Data Sheet CME000 0 Package information Package SSO Dimensions in mm 9.0 9.35 5.7 5.3.5.3.30 0.575 0.5 0.65.5 0.5 0.05 6.6 6.3 0.5 Package "L" "X" min max SSO 9.0 9.35.5 technical drawings according to DIN specifications Recommended Infrared/Convection Solder Reflow Profile (SMD packages) Condition Symbol Value Unit Maximum heating rate T D -3 C/sec Peak temperature in preheat zone T PH 00-0 C Duration of time above melting point of solder t MP Min 0 sec Max 30 Peak reflow temperature T PEAK 0-5 C Maximum Cooling rate T PEAK - C/sec The parameters for lead free soldering have to be defined yet. CME000 B..03.05.03.005 0 of

Data Sheet CME000 Ozone Depleting Substances Policy ment It is the policy of to. Meet all present and future national and international statutory requirements.. Regularly and continuously improve the performance of our products, processes, distribution and operating systems with respect to their impact on the health and safety of our employees and the public, as well as their impact on the environment. It is particular concern to control or eliminate releases of those substances into the atmosphere, which are known as ozone depleting substances (ODSs). The Montreal Protocol (97) and its London Amendments (990) intend to severely restrict the use of ODSs and forbid their use within the next ten years. Various national and international initiatives are pressing for an earlier ban on these substances. has been able to use the policy of continuous improvements to eliminate the use of ODSs listed in following documents.. Annex A,B and list of transitional substances of the Montreal Protocol and the London Amendments respectively. Class I and II ozone depleting substances in the Clean Air Act Amendments of 990 by the Environmental Protection Agency (EPA) in the USA. 3. Council Decision /50/EEC and 9/690/EEC Annex A,B and C ( transitional substances) respectively. can certify that our semiconductor CME000 is not manufactured with ozone depleting substances and do not contain such substances. Disclaimer of Warranty Information furnished is believed to be accurate and reliable. However assumes no responsibility, neither for the consequences of use of such information nor for any infringement of patents or other rights of third parties, which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of C-Max. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. products are not authorized for use as critical components in life support devices without express written approval of. Note It is not given warranty that the declared circuits, devices, facilities, components, assembly groups or treatments included herein are free from legal claims of third parties. The declared data are serving only to description of product. They are not guaranteed properties as defined by law. The examples are given without obligation and cannot given rise to any liability. Reprinting this data sheet - or parts of it - is only allowed with a license of the publisher. reserves the right to make changes on this specification without notice at any time. Europe GmbH Aspergerstr. 39 707 Heilbronn 9, Lam Lok Street Kowloon Bay, Kowloon H.K. Tel.: +9-7066-9000 Tel.: +5-79-5 Technology Ltd Unit 0, /F. Nan Fung Commercial Centre, Fax: +9-7066-9005 Fax: +5-79-5379 e-mail: contact@c-max-europe.de e-mail: inquiry@c-max.com.hk Data sheets can also be retrieved from our Internet homepage: www.c-maxgroup.com CME000-E.doc CME000 B..03.05.03.005 of