Testing A/D Converters A Practical Approach

Similar documents
The Fundamentals of Mixed Signal Testing

ADC and DAC Standards Update

Lecture 9, ANIK. Data converters 1

Enhancing Analog Signal Generation by Digital Channel Using Pulse-Width Modulation

MSP430 Teaching Materials

Analog to Digital Conversion

FUNDAMENTALS OF ANALOG TO DIGITAL CONVERTERS: PART I.1

The need for Data Converters

An Introduction to Mixed-Signal IC Test and Measurement

DATASHEET HI5805. Features. Applications. Ordering Information. Pinout. 12-Bit, 5MSPS A/D Converter. FN3984 Rev 7.00 Page 1 of 12.

TUTORIAL 283 INL/DNL Measurements for High-Speed Analog-to- Digital Converters (ADCs)

AD9772A - Functional Block Diagram

ADVANCED WAVEFORM GENERATION TECHNIQUES FOR ATE

Eliminate Pipeline Headaches with New 12-Bit 3Msps SAR ADC by Dave Thomas and William C. Rempfer

Digital Waveform Recorders

Maxim > Design Support > Technical Documents > Tutorials > A/D and D/A Conversion/Sampling Circuits > APP 748

Fundamentals of Data Converters. DAVID KRESS Director of Technical Marketing

ANALOG CIRCUITS AND SIGNAL PROCESSING

Mixed-Signal-Electronics

DAC & ADC Testing Fundamental

Lecture #6: Analog-to-Digital Converter

Computation of Error in Estimation of Nonlinearity in ADC Using Histogram Technique

SPT BIT, 30 MSPS, TTL, A/D CONVERTER

Hideo Okawara s Mixed Signal Lecture Series. DSP-Based Testing Fundamentals 6 Spectrum Analysis -- FFT

New Features of IEEE Std Digitizing Waveform Recorders

ADC Automated Testing Using LabView Software

The Real World is Analog ADC are necessary to convert the real world signals (analog) into the digital form for easy processing. Digital Processing

The Importance of Data Converter Static Specifications Don't Lose Sight of the Basics! by Walt Kester

3. DAC Architectures and CMOS Circuits

Lab.3. Tutorial : (draft) Introduction to CODECs

Data Converter Topics. Suggested Reference Texts

ENGINEERING FOR RURAL DEVELOPMENT Jelgava, EDUCATION METHODS OF ANALOGUE TO DIGITAL CONVERTERS TESTING AT FE CULS

Environmental ADC Interface P Team Members

ADC Resolution: Myth and Reality

DATASHEET HI1175. Features. Ordering Information. Applications. Pinout. 8-Bit, 20MSPS, Flash A/D Converter. FN3577 Rev 8.

Analog and Telecommunication Electronics

Analog-to-Digital i Converters

ADC Based Measurements: a Common Basis for the Uncertainty Estimation. Ciro Spataro

1.5 Giga Hertz Ultra High Speed ADC Testing on ATE

Analog and Telecommunication Electronics

4-Channel, 1 MSPS, 8-/10-/12-Bit ADCs with Sequencer in 16-Lead TSSOP AD7904/AD7914/AD7924

Testing Integral and Differential Non-Linearity of ADC Using Servo Loop Solution

AD Bit, 20/40/65 MSPS 3 V Low Power A/D Converter. Preliminary Technical Data

Data Converters. Технически семинар 21.Октомври.2016 гр. Хисаря 1

4-Channel, 1 MSPS, 8-/10-/12-Bit ADCs with Sequencer in 16-Lead TSSOP AD7904/AD7914/AD7924

IEEE TC-10: Update 2008

Analog to Digital Converters

5 V, 12-Bit, Serial 3.8 s ADC in 8-Pin Package AD7895

5 V, 14-Bit Serial, 5 s ADC in SO-8 Package AD7894

NPTEL. VLSI Data Conversion Circuits - Video course. Electronics & Communication Engineering.

Acquisition Time: Refer to Figure 1 when comparing SAR, Pipeline, and Delta-Sigma converter acquisition time. Signal Noise. Data Out Pipeline ADC

Histogram Tests for Wideband Applications

Appendix A Comparison of ADC Architectures

Electronics A/D and D/A converters

Design of an 8-bit Successive Approximation Pipelined Analog to Digital Converter (SAP- ADC) in 90 nm CMOS

A 1 GS/s 6 bits Time-Based Analog-to-Digital Converter

1. R-2R ladder Digital-Analog Converters (DAC). Connect the DAC boards (2 channels) and Nexys 4 board according to Fig. 1.

A 4 GSample/s 8-bit ADC in. Ken Poulton, Robert Neff, Art Muto, Wei Liu, Andrew Burstein*, Mehrdad Heshami* Agilent Laboratories Palo Alto, California

Tiny, 2.1mm x 1.6mm, 3Msps, Low-Power, Serial 12-Bit ADC

User-friendly Matlab tool for easy ADC testing

Design Approaches for Low-Power Reconfigurable Analog-to-Digital Converters

2. ADC Architectures and CMOS Circuits

400ksps/300ksps, Single-Supply, Low-Power, Serial 12-Bit ADCs with Internal Reference

Data Converters. Springer FRANCO MALOBERTI. Pavia University, Italy

ADC and DAC converters. Laboratory Instruction

Analyzing A/D and D/A converters

ADC Bit 65 MSPS 3V A/D Converter

Data Converters. Lecture Fall2013 Page 1

Maximizing GSPS ADC SFDR Performance: Sources of Spurs and Methods of Mitigation

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering And Computer Sciences MULTIFREQUENCY CELL IMPEDENCE MEASUREMENT

10-Bit, 80Msps, Single 3.0V, Low-Power ADC with Internal Reference

A 2-bit/step SAR ADC structure with one radix-4 DAC

THE APPLICATION WAVELET TRANSFORM ALGORITHM IN TESTING ADC EFFECTIVE NUMBER OF BITS

THE MEASURING STANDS FOR MEASURE OF AD CONVERTERS

A REVIEW ON 4 BIT FLASH ANALOG TO DIGITAL CONVERTOR

SECTION 4 HIGH SPEED SAMPLING AND HIGH SPEED ADCs, Walt Kester

Data Converters. Specifications for Data Converters. Overview. Testing and characterization. Conditions of operation

High Speed System Applications

Section 1. Fundamentals of DDS Technology

16-Channel, 1 MSPS, 12-Bit ADC with Sequencer in 28-Lead TSSOP AD7490

Data Converter Fundamentals

ADCS7476/ADCS7477/ADCS7478 1MSPS, 12-/10-/8-Bit A/D Converters in 6-Lead SOT-23

Analog to Digital Converters Testing

ADC1206S040/055/ General description. 2. Features. 3. Applications. Single 12 bits ADC, up to 40 MHz, 55 MHz or 70 MHz

Lecture 10, ANIK. Data converters 2

Design of Pipeline Analog to Digital Converter

Self-Test Designs in Devices of Avionics

APPLICATION NOTE 3942 Optimize the Buffer Amplifier/ADC Connection

MT-024: ADC Architectures V: Pipelined Subranging ADCs

Low-Power Pipelined ADC Design for Wireless LANs

16-Channel, 1 MSPS, 12-Bit ADC with Sequencer in 28-Lead TSSOP AD7490-EP

FYS3240 PC-based instrumentation and microcontrollers. Signal sampling. Spring 2017 Lecture #5

12-bit 50/100/125 MSPS 1-channel ADC

CLC Bit, 52 MSPS A/D Converter

Low Power, Pseudo Differential, 100 ksps 12-Bit ADC in an 8-Lead SOT-23 AD7457

THE PERFORMANCE TEST OF THE AD CONVERTERS EMBEDDED ON SOME MICROCONTROLLERS

1.8Msps, Single-Supply, Low-Power, True-Differential, 10-Bit ADCs MAX1072/MAX1075. Features

ADC Linearity Test Signal Generation Algorithm

EE247 Lecture 11. EECS 247 Lecture 11: Intro. to Data Converters & Performance Metrics 2009 H. K. Page 1. Typical Sampling Process C.T. S.D. D.T.

CMOS ADC & DAC Principles

Transcription:

Testing A/D Converters A Practical Approach Mixed Signal The seminar entitled Testing Analog-to-Digital Converters A Practical Approach is a one-day information intensive course, designed to address the real life issues associated with testing A/D converters. The skills and knowledge acquired in this course extend well beyond A/D converters to provide a functional model for testing a variety of mixed signal circuits. Today many Test, Product, and Applications Engineers are familiar with digital circuits but lack experience with mixed signal devices and modern mixed signal ATE equipment. This course explains the finer points of device specifications, ATE instrumentation, test methodologies, and techniques for avoiding common problems associated with testing today s complex devices. It is no longer necessary to attend the costly and time consuming University of Trial and Error - now you can quickly gain the practical knowledge you need directly from the experts. In this seminar you will learn How ADC performance is validated ATE architectures for mixed signal testing How ADCs work, including five different device architectures ADC static linearity measurement specifications and specsmanship Three different measurement techniques for linearity ENOBs and Histograms ADC Dynamic Specifications Frequency Domain analysis of dynamic ADC performance AC timing parameters Test Engineering Tricks and Techniques for solving difficult challenges Give us a call to schedule an on site class or visit our web site at www.soft-test.com for a schedule of current classes Prerequisites Due to the fast-pace of this course attendees must have a basic understanding of DSP and sampling theory. The Soft Test Fundamentals of Mixed Signal Testing course is a recommended prerequisite Distribution Material Power point presentation in notes format, over 175 slides Tuition The cost to attend this one-day course is $499.00 US, per attendee and includes all course material Summary Mixed Signal Testing requires knowledge of analog circuits, digital signal processing, sampling theory and mathematics, in addition to the traditional digital test issues. This tutorial cuts through the confusion and gives the attendee a jump-start in making the transition to mixed signal test engineering. Unlike many theory based tutorials this course is designed for the hands on engineer who needs to understand the practical issues of A/D testing.

Testing A/D Converters A Practical Approach Conversion Basics Digital vs. Analog Testing Mixed Signal Testing Converter Test Overview Verifying Converter Performance Static Testing Dynamic Testing Course Syllabus ATE Architectures for ADC Test Traditional Linear ATE Architectures ATE Mixed Signal Architectures Waveform Generator Overview Waveform Generator Memory and Conversion Waveform Generator Conditioning and Filtering Waveform Digitizer Overview Waveform Digitizer Conditioning and Filtering Waveform Digitizer Capturing, Converting, and Storing Digital Signal Capture Digital Signal Processor DSP Library ADC Theory of Operation High Bandwidth Analog Input Quantization Quantization Error Clock Latched or Buffered Outputs Serial or Parallel Outputs ADC Block Diagram Five Different ADC Architectures ADC Technologies Flash Decoder Flash Example Flash Advantages & Disadvantages Successive Approximation (SAR) SAR Example SAR Advantages & Disadvantages Subranging (Pipelined) Subranging Advantages & Disadvantages Integrating Integrator Timing Integrating Advantages & Disadvantages Delta-Sigma Sigma-Delta Advantages & Disadvantages

ADC Static Testing ADC Static Terminology Transition Voltages (V T ) Code Width (CW) Code Width of First and Last Codes Full Scale Transition Range (FSTR) LSB DUT Calculation Full Scale Range ADC Static Specifications Offset Voltage and Offset Error Gain Voltage and Gain Error Differential nonlinearity (DNL) DNL Example No missing codes Integral nonlinearity (INL) Center of Code INL Example Code Centers INL Example Summation Comparison of INL Techniques Which is Best? Summary of ADC Static Specifications ATE Configuration for Static Test Example ADC Static Specification Parameter Measurement Requirements Which Codes to test? How to Test ADC Static Specs Five Steps to Success With Static Tests Providing an Accurate V ref Providing an Accurate V in Digital Stimulus Digital Capture Analysis Routines for Calculating Static Test Results Servo Loop Transition Voltages AWG Ramp Transition Voltages Test Implications Histograms Calculating Histogram Parameters Input Signal Overdrive Average Hits per Code - Example Histogram Example Getting Gain and Offset from a Histogram Problems with Histograms Segmented Ramp Technique Architecture-Specific Test Considerations Flash Test Considerations SAR Test Considerations Subranging Test Considerations Integrating Test Considerations Sigma-Delta Test Considerations Test Considerations Summary Static Testing Key Points

ADC Dynamic Parameters ADC Dynamic Testing Signal Classification Harmonic Distortion Frequency Domain Analysis Distortion in the Frequency Domain Total Harmonic Distortion Noise Gaussian Noise Quantization Noise Correlated Noise Noise in the Frequency Domain Signal-to-Noise Ratio Signal-to-Noise-and-Distortion Superposition in Linear Systems Intermodulation Distortion IM in the Frequency Domain Intermodulation Distortion Testing Dynamic Range Spurs in the Frequency Domain Spurious Free Dynamic Range Testing ADC Dynamic Parameters Test System Configuration Example ADC Dynamic Specification Parameter Measurement Requirements Dynamic Test Checklist AWG Coherent Sine Reconstruction Filtering Purifying Filter Scaling the Input Signal Level Shifting Buffering the ADC Input Sampling Parameters for the Input Signal Coherent Sampling Example Digital Capture Instrument Analysis of Captured Data Other Dynamic Test Considerations Undersampling Undersampling Equation Undersampling Example Sparkle Codes Sine Histograms Sine PDF Math Sine Histogram Scaling to DUT Effective Number of Bits (ENOB) Effect of Jitter on ADC Results ADC Jitter Example Dynamic Testing Key Points Summary Questions and Answers

Testing ADC Knowledge Evaluation If you miss more than 3, you are a good candidate for the One Day ADC Tutorial 1. How many measurable code widths does a 10-bit ADC have? a. 104 b. 103 c. 10 d. 101. Which type of ADC requires a sample-and-hold circuit at its input? a. SAR b. Flash c. Sigma-Delta d. Pipelined 3. Which ADC parameter does quantization error affect most? a. Total Harmonic Distortion b. Signal-to-Noise Ratio c. Gain d. Spurious-Free Dynamic Range 4. Noise shaping is: a. An effect seen with flash ADCs b. An effect seen with SAR ADCs c. An effect seen with all types of ADCs d. An effect seen with sigma-delta ADCs 5. If an ADC has no missing codes, its DNL is guaranteed better than: a. ±0.5 LSB b. ±1.0 LSB c. ±1.5 LSB d. ±.0 LSB 6. What advantage does a servo loop have over a ramp generarator for ADC linearity testing? a. It is a faster method b. It requires no special hardware c. It is a more accurate method d. It produces a lower distortion sinusoid 7. What is the primary disadvantge of using the normal histogram method for ADC linearity testing? a. It does not find DNL values b. It does not find sparkle codes c. It does not find INL values d. It does not find THD values

8. Which formula best describes the frequencies at which Intermodulation Distortion appears? m F ± m F F1 ± n F 1 F F1 + n F 1 ± n F a. b. c. d. 9. What is the Effective Number of Bits for an ADC? a. The resolution of the device b. The resolution of the device minus its measured INL value c. A calculation that relates SNR and linearity d. A measurement that relates THD and linearity 10. What is the dynamic range of a 16-bit ADC? a. 3dB b. 65535dB c. 16dB d. 96dB To check your answers please visit our web site the direct link is http://www.soft-test.com/adc_answerkey.html