A 48μW Analog Front End Circuit Design for an Ultrasonic Receiver 0.18μm CMOS

Similar documents
A Novel Design of Low Voltage,Wilson Current Mirror based Wideband Operational Transconductance Amplifier

ALow Voltage Wide-Input-Range Bulk-Input CMOS OTA

CMOS Instrumentation Amplifier with Offset Cancellation Circuitry for Biomedical Application

Comparison between Analog and Digital Current To PWM Converter for Optical Readout Systems

Ultra Low Power Multistandard G m -C Filter for Biomedical Applications

Copyright 2007 Year IEEE. Reprinted from ISCAS 2007 International Symposium on Circuits and Systems, May This material is posted here

ALTHOUGH zero-if and low-if architectures have been

AN increasing number of video and communication applications

Design for MOSIS Education Program

DESIGN OF A NOVEL CURRENT MIRROR BASED DIFFERENTIAL AMPLIFIER DESIGN WITH LATCH NETWORK. Thota Keerthi* 1, Ch. Anil Kumar 2

Advanced Operational Amplifiers

ANALYSIS AND DESIGN OF HIGH CMRR INSTRUMENTATION AMPLIFIER FOR ECG SIGNAL ACQUISITION SYSTEM USING 180nm CMOS TECHNOLOGY

CHAPTER 3. Instrumentation Amplifier (IA) Background. 3.1 Introduction. 3.2 Instrumentation Amplifier Architecture and Configurations

Nonlinear Macromodeling of Amplifiers and Applications to Filter Design.

Atypical op amp consists of a differential input stage,

ISSCC 2006 / SESSION 20 / WLAN/WPAN / 20.5

IN RECENT years, low-dropout linear regulators (LDOs) are

ISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.4

Class-AB Low-Voltage CMOS Unity-Gain Buffers

AN4949 Application note

Design and Performance Analysis of Low Power RF Operational Amplifier using CMOS and BiCMOS Technology

Nonlinear Macromodeling of Amplifiers and Applications to Filter Design.

A 100MHz CMOS wideband IF amplifier

V d = "1" if V in > V m. Fig 2: Frequency analysis of the PDM signal. Fig 1: PDM signal generation

A Switched-Capacitor Band-Pass Biquad Filter Using a Simple Quasi-unity Gain Amplifier

Concepts to be Reviewed

Package and Pin Assignment SSOP-6 (0.64mm pitch) OSCIN OSCOUT TXEN 3 VSS 4 TXOUT 5 VSS 6 7 MODIN 8 HiMARK SW DO RES RESB VREFP VSS Symbol

A New Design Technique of CMOS Current Feed Back Operational Amplifier (CFOA)

Design and Implementation of Current-Mode Multiplier/Divider Circuits in Analog Processing

Transconductance Amplifier Structures With Very Small Transconductances: A Comparative Design Approach

An Ultra Low-Voltage and Low-Power OTA Using Bulk-Input Technique and Its Application in Active-RC Filters

Advances In Natural And Applied Sciences Homepage: October; 12(10): pages 1-7 DOI: /anas

Low Power Low Noise CMOS Chopper Amplifier

Design of High gain and Low Offset CMOS Current Mode Front End Operational Amplifier

d. Can you find intrinsic gain more easily by examining the equation for current? Explain.

Low Cost Instrumentation Amplifier AD622

CMOS fast-settling time low pass filter associated with voltage reference and current limiter for low dropout regulator

AN4378 Application note

ISSCC 2006 / SESSION 16 / MEMS AND SENSORS / 16.1

Fractional- N PLL with 90 Phase Shift Lock and Active Switched- Capacitor Loop Filter

Design Analysis and Performance Comparison of Low Power High Gain 2nd Stage Differential Amplifier Along with 1st Stage

CHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN

SP 22.3: A 12mW Wide Dynamic Range CMOS Front-End for a Portable GPS Receiver

SOLIMAN A. MAHMOUD Department of Electrical Engineering, Faculty of Engineering, Cairo University, Fayoum, Egypt

Pankaj Naik Electronic and Instrumentation Deptt. SGSITS, Indore, India. Priyanka Sharma Electronic and. SGSITS, Indore, India

I. INTRODUCTION. Keywords:-Detector, IF Amplifier, RSSI, Wireless Communication

Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem

A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER

Design and Simulation of Low Voltage Operational Amplifier

Front-End and Readout Electronics for Silicon Trackers at the ILC

A Low Power Low-Noise Low-Pass Filter for Portable ECG Detection System

A High Gain and Improved Linearity 5.7GHz CMOS LNA with Inductive Source Degeneration Topology

Micropower, Single-Supply, Rail-to-Rail, Precision Instrumentation Amplifiers MAX4194 MAX4197

A 2.4 GHZ RECEIVER IN SILICON-ON-SAPPHIRE MICHAEL PETERS. B.S., Kansas State University, 2009 A REPORT

A Feasibility Study of PreAmplifier Design for Hearing Aid

DESIGNING OF CURRENT MODE INSTRUMENTATION AMPLIFIER FOR BIO-SIGNAL USING 180NM CMOS TECHNOLOGY

SF229 Low Power PIR Circuit IC For security applications

A Novel Low Noise High Gain CMOS Instrumentation Amplifier for Biomedical Applications

Low Power Op-Amp Based on Weak Inversion with Miller-Cascoded Frequency Compensation

A NOVEL DESIGN OF CURRENT MODE MULTIPLIER/DIVIDER CIRCUITS FOR ANALOG SIGNAL PROCESSING

CHAPTER 3 CMOS LOW NOISE AMPLIFIERS

Design of Continuous Time Multibit Sigma Delta ADC for Next Generation Wireless Applications

FOR applications such as implantable cardiac pacemakers,

A 24 V Chopper Offset-Stabilized Operational Amplifier with Symmetrical RC Notch Filters having sub-10 µv offset and over-120db CMRR

Performance Analysis of A Driver Cricuit and An Input Amplifier for BCC

High Voltage Operational Amplifiers in SOI Technology

Lecture 300 Low Voltage Op Amps (3/28/10) Page 300-1

CMOS Operational-Amplifier

Downloaded from edlib.asdf.res.in

Design of a Temperature-Compensated Crystal Oscillator Using the New Digital Trimming Method

Chapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier

Sensors & Transducers Published by IFSA Publishing, S. L.,

POWER-MANAGEMENT circuits are becoming more important

This document is downloaded from DR-NTU, Nanyang Technological University Library, Singapore.

DESIGN ANALYSIS AND COMPARATIVE STUDY OF RF RECEIVER FRONT-ENDS IN 0.18-µM CMOS

ISSCC 2004 / SESSION 26 / OPTICAL AND FAST I/O / 26.6

ISSCC 2006 / SESSION 33 / MOBILE TV / 33.4

Chapter 6. Case Study: 2.4-GHz Direct Conversion Receiver. 6.1 Receiver Front-End Design

John Lazzaro and John Wawrzynek Computer Science Division UC Berkeley Berkeley, CA, 94720

Design of High Gain Two stage Op-Amp using 90nm Technology

Radivoje Đurić, 2015, Analogna Integrisana Kola 1

Design of Rail-to-Rail Op-Amp in 90nm Technology

Design and Analysis of Two-Stage Op-Amp in 0.25µm CMOS Technology

System Level Design of a Continuous-Time Delta-Sigma Modulator for Portable Ultrasound Scanners

A LOW POWER CMOS TRANSCEIVER DESIGN FOR MEDICAL IMPANT COMMUNICATION SERVICE

Differential Amplifiers

EUA2011A. Low EMI, Ultra-Low Distortion, 2.5-W Mono Filterless Class-D Audio Power Amplifier DESCRIPTION FEATURES APPLICATIONS

An 8-Channel General-Purpose Analog Front- End for Biopotential Signal Measurement

Design of Analog and Mixed Integrated Circuits and Systems Theory Exercises

DESIGN HIGH SPEED, LOW NOISE, LOW POWER TWO STAGE CMOS OPERATIONAL AMPLIFIER. Himanshu Shekhar* 1, Amit Rajput 1

LOW VOLTAGE ANALOG IC DESIGN PROJECT 1. CONSTANT Gm RAIL TO RAIL INPUT STAGE DESIGN. Prof. Dr. Ali ZEKĐ. Umut YILMAZER

A Micro-Power Mixed Signal IC for Battery-Operated Burglar Alarm Systems

Special-Purpose Operational Amplifier Circuits

EE301 Electronics I , Fall

A Complete Analog Front-End IC Design for ECG Signal Acquisition

Design of low phase noise InGaP/GaAs HBT-based differential Colpitts VCOs for interference cancellation system

ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.2

DESIGN AND ANALYSIS OF LOW POWER CHARGE PUMP CIRCUIT FOR PHASE-LOCKED LOOP

AN5029 Application note

Technical Article A DIRECT QUADRATURE MODULATOR IC FOR 0.9 TO 2.5 GHZ WIRELESS SYSTEMS

Transcription:

A 48μW Analog Front End Circuit Design for an Ultrasonic Receiver 0.18μm CMOS Haridas Kuruveettil, M. Kumarasamy Raja, and Minkyu Je Abstract Ultrasonic transducer based sensor systems are widely used in wearable biomedical applications for indoor location sensing, tracking and other zonal compliance purposes. A system used for zonal compliance typically made up with a zonal transceiver device and a battery powered wearable device with the associated control logic at each interface. Being battery powered, the design of analog interface circuit to the wearable device is significant to overall performance of the system. In this paper, we present a fully integrated Analog Front End (AFE) interface circuit for the ultrasonic receiver designed and fabricated in 0.18μm CMOS. Measurement results shows that the single chip receiver operating at a centre frequency of 40 KHz reduce the power consumption to less than half over the discrete version. Index Terms Biomedical, infrared, ultrasonic, wearable device. I. INTRODUCTION Ultrasonic transducers are widely used in Wireless Sensor Networks (WSN) for biomedical and industrial applications for remote powering and perform wireless communication to implanted sensors, range finding and object detection and tracking etc. [1-3]. In large facilities like factories and hospitals, it may be essential to track the people, equipment, controlled zones and other resources for safety and compliance with regulatory requirements [4]. A restricted zone in a factory can be a hazardous area with special equipments or chemicals which require careful handling by a trained person wearing appropriate personal protection equipments. Each compliance zone can have its own protocols to adhere to, for example a clean room enforces a person to wear bouffant caps, bunny suits and shoe covers and also there may be a procedure for cleaning a personnel, parts and components prior to their introduction into clean room to prevent contamination. Hospitals also have such compliance zones where in which strict adherences to the zonal associated protocols need to be enforced. Surrounding area near a patient s bed can be a clean zone and may require the use of hand hygiene agent to prevent contamination and hospital acquired infections. In order to enforce the compliance to the zonal requirements, a zone may be established by a signal transmission within that region and the zone is identified with a zonal designator. Fig.1 illustrates a typical compliance zone and the sensor systems deployed to enforce compliance. A person or object entering the zone Manuscript received June 6, 2012; revised August 27, 2012. This work was supported by the Agency for Science and Technology and Research (A-STAR) Singapore under the Grant A*CIMIT 001. The authors are with the Institute of Microelectronics (A-STAR ), 11, Science park road, Science park II, CO 117685 Singapore (email:kuruh@ime.a-star.edu.sg). needs to be equipped with a wearable device to receive the information transmitted from the zonal transmitters or from the interactive stations like washers (as shown in Fig.1) equipped with transmitters. Upon receiving the signal transmitted from the compliance zone designator, the wearable device identifies the predefined procedures to qualify the required protocol compliance. Whether wearer of the device complies with the protocol or not is monitored by the wearable device itself with its built in intelligence and updated to the system instantly or at a later time. Each compliance zone is associated with a transmitter and the zonal boundary is shown in Fig.1 in dotted lines. An ultrasonic transmission system is well suited to establish a compliance zone over the conventional Infrared(IR) and Radio Frequency(RF) transmission systems predominantly due to their signal propagation characteristics and also due to the ultra low power requirements of such systems. Ultrasonic signals are less line of sight than the infrared and more line of sight than the RF signals and therefore it is easier to have tight control over the spatial coverage of the signal transmission. This helps to define the zonal boundaries more accurately with no overlap between zones and this is quiet advantageous in a hospital environment where in large number of beds are deployed in a ward. Over and above the favorable signal propagation characteristics, these systems also avoid interference from other medical systems like magnetic resonance imaging, pacemaker etc., typically present in a hospital environment. Fundamental building blocks of such a zonal compliance system is comprised of an ultrasonic transducer based zonal transmitter and an ultrasonic transducer based wearable device and their associated digital and analog interface circuits as shown in Fig. 1. Analog interface circuits to the transducers consist of driving circuit at the zonal transmitter and a receiver circuit at the wearable device. Wearable device being battery operated, it is critical for the interface circuits to consume low power for prolonged battery operation and also it is desirable to be smaller in size and weight. Thus, a tighter integration of the interface circuits ensures compactness and prolonged battery life. In this paper, we report the design and development of a power efficient and compact analog interface circuit in 0.18μm CMOS for the ultrasonic receiver used in the wearable device. Section II illustrates the ultrasonic zonal compliance system and Section III describe the receiver design in detail. Section IV describes the measurement results followed by conclusion in Section V. II. ULTRASONIC ZONAL COMPLIANCE SYSTEM Schematic diagram of an Ultrasonic telemetry system is DOI: 10.7763/IJIEE.2013.V3.253 8

shown in Fig.1. In the transmit side, the driver circuit provides a high voltage (typically 10V-50Vpp, 20mA rms ) electrical signal to drive the ultrasonic transducer. The ultrasonic output generated by pulse excitation produces an On-Off keying (OOK) modulated sound pressure signal which is directly transmitted into the channel. SPL losses at a distance 5meters from the transmitter, Scattering loss: dref = 20 log(0.3m / 5m) = 24.44dB dtotal Absorption loss: 1.25( db / meter)* dtotal = 1.25dB*5 = 6. 25dB Received SPL: 112 db 24.44dB 6.25dB = 81. 31dB Received SPL to μbar: 11627 *0.0002 μbar = 2. 326μbar Receiver sensitivity: 80 db to mv / μ bar = 100μ *1V / μbar Received signal at 5m: ( 100μV / μbar)*2.326μbar = 232. 6μV (1 ) Fig. 2. shows the calculated, received signal strength for transmitting SPLs of 115dB, 110dB, and 105dB at a distance of 1-10meters from the transmitter. Based on the minimum received signal and assuming OOK data detection scheme, the required noise performance and the bandwidth for the pre amplifier can be calculated as below. Assume a received signal voltage for t otal >5m: S =200 μv Minimum SNR required for OOK = 18dB (7.9) Noise voltage at the input = S SNR 200μV = = 25.3μV 7.9 Fig. 1. Zonal compliance system Assuming a receiver bandwidth of 120 KHz, the noise spectral density = 25.3μV = 73nv Hz 120KHz Therefore the required noise performance of the pre amp and the overall system gain specifications can be derived from the above calculation as shown in Table1. 232mV @5mtrs Fig. 2. Block diagram of an ultrasonic telemetry system. At the receiver the transducer converts the sound pressure variations into equivalent electrical signal. A low noise front end amplifier and subsequent gain stages together boosts the weak signal acquired by the transducer. A threshold detection circuit followed by the gain stages helps to recover a clean signal from the noisy received signal. We can determine the received signal at the transducer by a simple calculation. The first step is to determine the Sound Pressure Level (SPL) at the receiver for a distance from the transmitter, giving a specific SPL in decibels (db) at 30cm distance from the transducer surface. As in any transmission medium, the SPL at a distance away from the transmitter reduces due to the signal path losses. The losses are mainly due to two major mechanisms called the scattering and the absorption in air[8]. So the received sound pressure level at a distance will be obtained by subtracting the path losses from the transmit SPL. The next step is to convert the resultant SPL to Pascal (Pa) or microbar (μbar) and then the receiver sensitivity must also be converted from a db scale to mv/pa or mv/ μbar to obtain the final receiver output voltage. In this design we set 112dB transmitting SPL (0dB at 0.0002 μbar, 10Vrms, and 30cm as the near field region) and -80 db as receiver sensitivity; the received signal voltage can be calculated as below. Transmitting SPL =112dB Fig. 3. Received signal at a distance from the transmitter. TABLE I: Specification for the Receiver Front End Parameter Specification B.W(Low pass) Input referred noise Gain( for voltage swing>2vpp) Operating frequency DC Voltage & Current 120KHz <73nv/rt(Hz) ~66dB 40KHz +/-3KHz 3V+/-10%, <25μA III. US RECEIVER CIRCUIT DESIGN A. US Receiver System Design Schematic diagram of the Ultrasonic signal receiver is shown in Fig.3. The receiver circuit consists of three sub blocks, a low noise pre amplifier, second gain stage followed by a Schmitt trigger to obtain a digital compatible output signal. An Operational transconductance (OTA) amplifier is used as the front end circuit and it is designed to achieve low-noise and low power operation by minimizing the 9

currents in the differential as well as the folded cascade output stage [6].The pass band of the amplifier is shaped by the pseudo resistor [7] element M1, M2 with the capacitor C f which determines the low frequency high pass cut off. The bias current to the OTA determines the high frequency low pass cut off. C f and C in form the feedback network and the ratio C / C f sets the desired (35dB) gain. To provide a DC path to the input node of the OTA, a high value resistor R is used to clearly define the input node voltage. The R value is typically chosen to be greater than 10 s of MΩs such that the DC current through it is much smaller than the signal current through the feedback capacitor. The condition is expressed as below 1 R >> (2) 2π f C sig f where in f sig is the input signal frequency and C f is the signal feedback capacitor. From (2) the R value need to be more than 20 MΩ for f sig = 40 KHz and C f = 200fF. In our design a MOS- Bipolar pseudo resistor [7] with a W/L value of 100μm/0.18 μm is used as the DC feedback in both the pre amp as well as in the subsequent gain stage.a reset pin is provided to set the DC voltage to zero (0V)upon power up to the circuit. Following the OTA is a low power operational amplifier (opamp) based gain stage such that the overall signal gain achieved in the chain is over 66 db. A two stage op-amp is designed to provide a closed loop gain over 33dB and the bias currents to the amplifying stages are lowered to make optimal use of the supply current. Pseudo resistors M3, M4 configured in diode connection are used to provide the DC bias to the input stage in the same way as in OTA stage. The ratio of C f /C 1 set the mid band gain similar to the preceding folded cascade OTA stage. A Schmitt trigger circuit useful in generating clean pulses from a noisy input signal is employed as the output stage in the US receiver chain [5]. The operation of the receiver circuit is easily understood from the block diagram given in Fig.4. Typically a received signal V in will be ranging from 200μV to 10000 μv. This signal pass through the low noise amplifier and the gain stage to eventually drive a Schmitt trigger comparator circuit. Schmitt trigger circuit is designed in such a way that it produces 3V pulses at its output in response to a weak and noisy V in at the receiver input. the folded cascade branch reduces the total current and also reduces the noise contributed by this branch and hence reduces the overall input referred noise of the OTA. Current mirror formed by M11 and M12 operate in strong inversion so that there is minimal effect on the current scaling due to threshold variations. Current mirrors formed by M13 and M3, M4 which are source degenerated [6] to set the desired current flow in the M3-M4 branch. The main advantage of this OTA design is the reduction in noise contribution from the cascode branch over the standard cascode topology. The current through the differential pair branch is already set to I B /2 and therefore the current trough M3 and M4 will be the sum of the current through M1 and M2 and the current through the branch M5-M10. In this design the current through the folded cascade branch is chosen as equal (I B /2) to the branch current in the differential pair and therefore to facilitate the scaling, the current through M3 and M4 is set as I B. To achieve such a current ratio between the M13 and M3, M4 we set the resistor value R3= 11R1 and the transistor M13 is a parallel combination of two unit fingers and the transistor M3 and M4 are formed by combining 11 of such unit fingers in parallel. In order to achieve a low input referred noise for the OTA, the transconcductance Gm which will be near to the tranconductance gm1 of transistor M1 need to be maximized for the given current. A transistor operating in sub threshold region achieves maximum gm for the given current. W/L ratios of M1 and M2 are maintained as large such that the device is driven to sub threshold. Device sizing for the design and their operating points are given in Table II. TABLE II: DEVICE DIMENSIONS AND CURRENTS OTA Opamp Schmitt Trigger Devices W/L (μm) ID(μA) Devices W/L (μm) ID(μA) Devices W/L (μm) M1,M2 34.87/0.84 2.36 M1,M2 89/0.35 2 M1,M4 0.52/0.5 M3,M4 46.2/1 4.72 M3,M4 10/0.35 2 M2,M3 1.75/0.3 M5,M6 2.1/0.86 2.36 M5 40/0.35 8.17 M5 2.1/1.9 M7,M8 8/0.5 2.36 M6 20/0.7 8.17 M6 1.2/1.0 M9,M10 8/0.5 2.36 M7 10/0.7 4 M7 6.3/1.9 M13 8/0.5 0.295 M8 1.0/0.7 0.4 M8 3.6/1.0 Fig. 4. Block diagram of ultrasonic Receiver circuit. B. OTA Design The schematic diagram of the low noise OTA is shown in Fig. 4. A standard folded cascode topology is modified and used in this design to improve the noise performance as well as to reduce the power consumption [6]. The biasing technique employed in this circuit restricts the currents in the folded branch M5-M10 to be equal to the current in the input differential pair transistors M1 and M2. Reduced current in Fig. 5. OTA C. Opamp & Schmitt trigger Fig. 5 shows the schematic of the 2 stage opamp designed for a voltage gain over 30dB. The first stage and the second stage together consume a total supply current of 10 μa to provide an open loop gain of 70dB. Figure 6 shows the schematic of the Schmitt trigger circuit [5]. 10

receiver chip for an input signal level of 250 μv. Ref Lvl 16 dbm 16 10 0 Marker 1 [T1] 8.41 dbm 40.56112224 khz 2 1 3 RBW 5 khz RF Att 40 db VBW 5 khz SWT 30 ms Unit dbm 1 [T1] 8.41 dbm A 40.56112224 khz 2 [T1] 10.39 dbm 69.44889780 khz 3 [T1] 7.45 dbm 97.72545090 khz -10 1MAX 1MA -20 Fig. 6. (a) Opamp circuit, (b) Schmitt trigger circuit High to low transition and low to high transition points for this design is found to be 1.28V and 1.65V respectively. This values are obtained from the simulation. Schmitt trigger consumes <5uA and produces 3V amplitude swing at its output for a valid input signal. IV. MEASUREMENT RESULTS A fully integrated Analog front end circuit for the ultrasonic receiver was fabricated in 0.18μm CMOS process and the chip micrograph is shown in Fig.7. The chip occupies a silicon area of 1500 μm X 900 μm and the core circuit occupies an area of 800 μm X 600 μm. Test chip is packaged using a 16 pin SOIC package and a test board is designed and fabricated to characterize the design. When an input signal of 250 μv or higher is present at the input, the receiver chip produces a valid output. Full chip consumes only16 μa from a 3V power supply even when the input is at the minimum detectable level of the receiver. Linear gain of this amplifier is observed to be 68dB in the simulation. Since we have only limited IO pins available in the chip, We measure the nonlinear gain and the time domain performance of the receiver to verify the chip functionality. We provide an input signal of 500μV and observe a 3V signal amplitude at the output. This condition indirectly tells us that the linear gain obtained by the circuit is about 70dB. -30-40 -50-54 Center 102.5 khz Date: 2.MAY.2012 20:11:44 19.5 khz/ Span 195 khz Fig. 8. Nonlinear gain measured at the receiver output From the spectrum, we can calculate the Harmonic distortion(thd) and it is found to be around 5%. Fig.10 shows the time domain signal output of the receiver chip for an input signal of 250 μv. The output voltage amplitude is found to have a swing of 0-3V as required by the system specification. Fig. 9. Frequency spectrum Fig. 7. (a)chip Micrograph (b) Test PCB Fig. 8 shows the nonlinear gain curve for the circuit and the gain at 40 KHz is found to be 8.41dB. Compared to the discrete transistor based PCB solution (Nonlinear gain of 6.5dB), this single chip design has an improvement in gain by 1.5dB for much lesser current (16μA in our chip as against >35 μa in case of discrete PCB receiver) drawn from the battery. Fig. 8 shows the frequency spectrum at the output of the Fig. 10.Signal at the receiver output V. CONCLUSION In this paper we presented the design methodology and measurement results of an analog front end circuit for an ultrasonic receiver used in a battery powered wearable device of a zonal compliance sensor system. Measured results shows that the power consumption is much lesser than a discrete 11

component based AFE receiver on PCB and being integrated to a single chip, this approach considerably reduces the number of components used and thereby the size of the wearable device. ACKNOWLEDGMENT The authors would like to acknowledge Agency for Science and Technology Research (A-STAR), Singapore for funding this project under grant number A*CIMIT 001. The authors would also like to thank Peh Ruey Feng from Science and Engineering Institutes and Sivakumar Viswanathan from Institute of Infocomm Research, Steve Schiefen from Hangenix and Mike Dempsey from CIMIT for the technical discussions. REFERENCES [1] F. Mazilly, etal., In-Vitro Platform to Study Ultrasound as Source for Wireless Energy transfer and Communication for Implanted Medical devices, IEEE Engineering in Medicine and Biology Society (EMBC) Proc.of Annual International conference, Buenos Aires(Argentina), 31 st August to 4 th Sept. 2010. [2] C. Kuratli and Q. Huang, A CMOS Ultrasound Range finder Micro system, IEEE ISSCC, pp. 180-181, Feb. 2000, San Francisco, USA. [3] Sverre Holm, Airborne ultrasound data communication system: The core of an indoor positioning system, IEEE Int. Ultrasonics symp., Sept. 18-21, 2005, Rotterdam, The Netherlands. [4] M. P. Dempsey and R. S. Nowbower, Ultrasonic Compliance Zone System, U.S. Patent 8, vol. 164,439 B2, Apr. 24, 2012. [5] R. J. Baker, H. W. Li, and D. E. Boyce, CMOS circuit design, layout and simulation, IEEE press series on Microelectronic systems, IEEE, 1998, ch. 17, pp. 356-359. [6] W. Wattanapanitch, etal, An Energy-Efficient Micropower Neural recording Amplifier, IEEE Transactions on Biomedical Circuits and systems, vol. 1, no.2, July 2007. [7] R. R. Harrison and C. Charles, A Low-Power Low-Noise CMOS amplifier for Neural recording applications, IEEE Journal of Solid State Circuits, vol. 38, no. 6, June 2003. [8] SenseComp Ceramic transducers Application note, SenseComp Inc. USA.. 12