Considerations for Capacitor Selection in FPGA Designs CARTS 2005

Similar documents
Webinar: Suppressing BGAs and/or multiple DC rails Keith Armstrong. 1of 5

Power Distribution Network Design for Stratix IV GX and Arria II GX FPGAs

Decoupling capacitor placement

AN4819 Application note

The Quantitative Measurement of the Effectiveness of Decoupling Capacitors in Controlling Switching Transients from Microprocessors

PDN Application of Ferrite Beads

Mutual Coupling between Two Patches using Ideal High Impedance Surface

IC Decoupling and EMI Suppression using X2Y Technology

A Solution to Simplify 60A Multiphase Designs By John Lambert & Chris Bull, International Rectifier, USA

Land Grid Array (LGA) Low Inductance Capacitor Advantages in Military and Aerospace Applications

Physically-Based Distributed Models for Multi-Layer Ceramic Capacitors

DesignCon Panel discussion: What is New in DC-DC Converters? V. Joseph Thottuvelil GE Energy Chris Young Intersil Zilker Labs

The Inductance Loop Power Distribution in the Semiconductor Test Interface. Jason Mroczkowski Multitest

Measurement and Comparative S21 Performance of Raw and Mounted Decoupling Capacitors

Decoupling capacitor uses and selection

What is New about Thin Laminates in 2013?

Chapter 16 PCB Layout and Stackup

Passive Components around ADAS Applications By Ron Demcko, AVX Fellow, AVX Corporation

Texas Instruments DisplayPort Design Guide

Internal Model of X2Y Chip Technology

Frequency-Domain Characterization of Power Distribution Networks

High Performance ZVS Buck Regulator Removes Barriers To Increased Power Throughput In Wide Input Range Point-Of-Load Applications

X2Y Capacitors for Instrumentation Amplifier RFI Suppression

CHAPTER 8 ANTENNAS 1

Cyclone III Simultaneous Switching Noise (SSN) Design Guidelines

Class-D Audio Power Amplifiers: PCB Layout For Audio Quality, EMC & Thermal Success (Home Entertainment Devices)

Today I would like to present a short introduction to microstrip cross-coupled filter design. I will be using Sonnet em to analyze my planar circuit.

Presented by: Jim P. Muccioli

X2Y versus CM Chokes and PI Filters. Content X2Y Attenuators, LLC

Intel 82566/82562V Layout Checklist (version 1.0)

Technology in Balance

On-Chip Inductance Modeling

Analysis and Reduction of On-Chip Inductance Effects in Power Supply Grids

Broadband Methodology for Power Distribution System Analysis of Chip, Package and Board for High Speed IO Design

Controlling Input Ripple and Noise in Buck Converters

LP3120. White LED Backlighting Li-Ion Battery Backup Supplies Local 3V to 5V Conversion Smart Card Readers PCMCIA Local 5V Supplies

A Simulation Study of Simultaneous Switching Noise

EL7302. Hardware Design Guide

PI3DPX1207B Layout Guideline. Table of Contents. 1 Layout Design Guideline Power and GROUND High-speed Signal Routing...

March 6-9, 2016 Hilton Phoenix / Mesa Hotel Mesa, Arizona Archive- Session 4

Dr. P. C. Pandey. EE Dept, IIT Bombay. Rev. Jan 16

Lab Hints. How to reduce the degree of effort in testing lab assignments GENERAL WIRING PARASITICS... 2 OSCILLATION... 3

ThinPAK 8x8. New High Voltage SMD-Package. April 2010 Version 1.0

Tag Designs and Techniques Used in HF RFID Item Level Tracking

Suppression Techniques using X2Y as a Broadband EMI Filter IEEE International Symposium on EMC, Boston, MA

The number of layers The number and types of planes (power and/or ground) The ordering or sequence of the layers The spacing between the layers

Understanding, measuring, and reducing output noise in DC/DC switching regulators

Relationship Between Signal Integrity and EMC

Real World Application of Filtering

Learning the Curve BEYOND DESIGN. by Barry Olney

Improving the immunity of sensitive analogue electronics

Application of Generalized Scattering Matrix for Prediction of Power Supply Noise

EC6011-ELECTROMAGNETICINTERFERENCEANDCOMPATIBILITY

MIC4414/4415. General Description. Features. Applications. Typical Application. 1.5A, 4.5V to 18V, Low-Side MOSFET Driver

Narrowband Microstrip Filter Design With NI AWR Microwave Office

Understanding Star Switching the star of the switching is often overlooked

Advanced Topics in EMC Design. Issue 1: The ground plane to split or not to split?

DesignCon Effect of Power Plane Inductance on Power Delivery Networks. Shirin Farrahi, Cadence Design Systems

Decoupling Capacitance

PC Pandey: Lecture notes PCB Design, EE Dept, IIT Bombay, rev. April 03. Topics

Intro. to PDN Planning PCB Stackup Technology Series

Practical Limitations of State of the Art Passive Printed Circuit Board Power Delivery Networks for High Performance Compute Systems

Minimizing Input Filter Requirements In Military Power Supply Designs

Technical Report Printed Circuit Board Decoupling Capacitor Performance For Optimum EMC Design

Course Introduction. Content: 19 pages 3 questions. Learning Time: 30 minutes

30 A Low-Side RF MOSFET Driver IXRFD631

LDO Regulator Stability Using Ceramic Output Capacitors

Thank you for downloading one of our ANSYS whitepapers we hope you enjoy it.

Antenna Fundamentals

Title : X2Y Integrated Passive Devices : A Breakthrough in High Speed Decoupling and Broadband Filtering.

A KYOCERA GROUP COMPANY. AVX Low Inductance Capacitors

In Search of Powerful Circuits: Developments in Very High Frequency Power Conversion

Positive to Negative Buck-Boost Converter Using LM267X SIMPLE SWITCHER Regulators

Industry s First 0.8µV RMS Noise LDO Has 79dB Power Supply Rejection Ratio at 1MHz Amit Patel

Custom Interconnects Fuzz Button with Hardhat Test Socket/Interposer 1.00 mm pitch

CHAPTER 4. Practical Design

Silicon Interposers enable high performance capacitors

PART MAX2265 MAX2266 TOP VIEW. TDMA AT +30dBm. Maxim Integrated Products 1

PCB power supply noise measurement procedure

DS MHz Two Phase MOS Clock Driver

Heat sink. Insulator. µp Package. Heatsink is shown with parasitic coupling.

SAW Filter PCB Layout

Traveling Wave Antennas

PART MAX2605EUT-T MAX2606EUT-T MAX2607EUT-T MAX2608EUT-T MAX2609EUT-T TOP VIEW IND GND. Maxim Integrated Products 1

Substrate Coupling in RF Analog/Mixed Signal IC Design: A Review

Power Plane and Decoupling Optimization. Isaac Waldron

CHAPTER - 6 PIN DIODE CONTROL CIRCUITS FOR WIRELESS COMMUNICATIONS SYSTEMS

Yet More On Decoupling, Part 2: ring the changes, change the rings Kendall Castor-Perry

The Quest for High Power Density

15 A Low-Side RF MOSFET Driver IXRFD615

Differential-Mode Emissions

Understanding Electromagnetic Effects using Printed Circuit Board Demos Frits Buesink, Frank Leferink 1,2

Simple Power IC for the Switched Current Power Converter: Its Fabrication and Other Applications March 3, 2006 Edward Herbert Canton, CT 06019

MIC4223/MIC4224/MIC4225

SAW Components Data Sheet B3750

Electromagnetic Analysis of Decoupling Capacitor Mounting Structures with Simbeor

EMC review for Belle II (Grounding & shielding plans) PXD DEPFET system

FPA Printed Circuit Board Layout Guidelines

Least understood topics by most HAMs RF Safety Ground Antennas Matching & Feed Lines

Part Number Order Number Package Marking Supplying Form PD5750T7D-E4A PD5750T7D-E4A-A 6-pin WLBGA (T7D) (Pb-Free)

Transcription:

Considerations for Capacitor Selection in FPGA Designs CARTS 2005 Steve Weir steve@teraspeed.com Teraspeed Consulting Group LLC Page 1

Agenda What does an FPGA power delivery system look like? What really matters in a FPGA PDS? Do low inductance capacitors help? Comparisons of low inductance capacitors for power bypass applications. Conclusions Page 2

FPGA Power Delivery Systems Power / ground planes model as meshed transmission lines Page 3

FPGA Power Delivery Systems Voltage regulator module attaches into the mesh, whether bulk or point-of-load Page 4

FPGA Power Delivery Systems Bypass capacitors locate at various points in the grid. Page 5

FPGA Power Delivery Systems FPGA mount and package, form a low-pass filter that limits HF current flow. Usually less than 50MHz This frequency range is ( FORTUNATELY! ) within the range of discrete ceramic capacitors. Page 6

Bypass Significance to High-Speed Signal Returns Properly routed high speed signals reference a single voltage rail Properly routed high-speed signals DO NOT TRAVERSE the bypass network to switch routing layers! Properly routed high-speed signals DO NOT TRAVERSE plane cavity capacitance to switch routing layers! Page 7

FPGA Signal Propagation Older Packages Page 8

FPGA Signal Propagation New Packages Page 9

Parasitics, FPGA to Bypass Caps Page 10

PCB Inductance For simple power / ground patterns, spreading inductance may be readily determined by application of the Biot-Savart law. Radial spreading inductance: Page 11

Spreading Inductance Limits on Capacitor Effectiveness Capacitor incremental effectiveness drops rapidly Page 12

Capacitor Attachment Via Inductance For vias contained within plane cavities, inductance varies linearly with height. Page 13

The Dark Side of Vias: Perforate the planes, Luke Vias are a necessary but expensive part of power interconnect. Extra vias cause extra: Plane perforation- Increased plane spreading impedance Degradation of signal return path Blocked signal routes- Alternatives: blind vias or more layers are expensive Direct drilling costs- Vias at $0.005/hole / $0.01 / capacitor typical, often COST MORE than the capacitors they connect! VIA utilization is an important system cost factor. Page 14

Current Gen. Low L Caps Reverse geometry capacitors: 0612, 0508, 0306, etc. AVX Corp. IDC capacitors 0612, 0508 Array capacitors 0612, 0508 X2Y capacitors 1206 ( and larger ), 0805, 0603 Page 15

Reverse Geometry Capacitors Interconnect on long axis Induction loop across short axis Best, low-inductance attachment is at device ends. Yields two capacitors each w/ X-Y plane induction loop about ½ of traditional cap. Can replace two to four regular caps depending on via and plane geometries Page 16

Reverse Geometry Capacitors Optimum via arrangement emulates two smaller geometry capacitors. IE 2 X 0303 for 0306 parts Page 17

AVX Corp. IDC Capacitors Major improvement of reverse geometry concept: Typically eight attachment terminals Terminals interleave polarity to reduce BOTH via and device inductance Eight terminal devices form SIX SMALL X-Y plane induction loops Page 18

AVX Corp. IDC Capacitors Page 19

AVX Corp. IDC Capacitors Via utilization affected by current crowding in the center vias and terminals. For eight terminal device, ideal via K factor would be 0.250, is 0.333, +33%. Can replace from three to six+ regular caps depending on via and plane geometries 4:1 5.5:1 typical, with proper placement Page 20

Array Capacitors Four independent capacitors in parallel. Can be wired interdigitated like an IDC Induction loops are hybrid of six X-Y loops of IDC for the vias, and four loops across device short axis Do not perform as well as IDC s, BUT Exhibit more even current distribution than IDC s Can replace from three+ to four regular caps Not an IDC, but not bad for moderate performance applications. Page 21

Array Capacitors When wired in parallel, perform poorly. Vias form solenoid like magnetic structure When wired like an IDC, via induction is similar to IDC, but cap induction is much worse. Page 22

The X2Y Capacitor Instead of reverse geometry, the X2Y is a perpendicular geometry capacitor. X-Y plane current loops form around each corner. Current distribution is extraordinarily even in large devices where eight vias may be used well Current distribution has similar asymmetry as IDC devices for smaller ( < 1206 ) devices Six terminal attach K = 0.375 vs. 0.333 ideal, +13% Page 23

The X2Y Capacitor Page 24

The X2Y Capacitor 0603 X2Y is smallest size low L cap Can replace from three to six+ regular caps depending on via and plane geometries 4:1 5.5:1 typical, with proper placement Performance of six via 0603 X2Y essentially identical to eight via IDC 0612 or 0508 X-Y induction across corners for X2Y result in negligible increase in inductance in larger X2Y caps X2Y 2220 inductance actually LOWER than X2Y 0603 X2Y 2220 w/eight vias, lowest mounted L of any ceramic cap Page 25

Capacitor Array Effects The Dark Side of Vias, Reduxe Low impedance systems require the equivalent of many conventional, two terminal MLCC caps. When placed in close proximity, mutual inductance between adjacent capacitors dilutes the benefit of each. IE, two capacitors exhibit mounted L much greater than ½ the mounted L of just one capacitor. Example measurements on a four layer board: 1 0603 mounted in isolation: 1700pH 4 0603 mounted in array w/interdigitated power / gnd vias: 620pH, 45% higher than 425pH ideal. Page 26

Cap and Via Count Comparisons IDC and X2Y yield lowest capacitor counts IDC increases via count over conventional caps significantly for low performance supplies, ie long vias. X2Y yields lowest via count Page 27

PCB Area Comparison Page 28

Practical Example Virtex2 FFBGA 896 20 ea X2Y xfer Z <= 104 ea 0402 @ pwr / gnd ring Page 29

Practical Example Virtex2 FFBGA 896 20 ea X2Y Xfer Z << 104 ea 0402 Additional advantage for Virtex4 and similar Page 30

Page 31 Conclusions Low inductance capacitors are becoming increasingly important to FPGA PDS designs Drill and placement costs dominate capacitor system cost REDUCE COMPONENT COUNT! REDUCE VIA COUNTS! As capacitor counts rise, incremental effectiveness diminishes X2Y capacitors offer the lowest in-system: Mounted inductance Component count Via count Real estate consumption