(ksaligner & quintel resolution)

Similar documents
i- Line Photoresist Development: Replacement Evaluation of OiR

Part 5-1: Lithography

MEMORANDUM. This is a summary of the activities and projects that I was involved in during 2009.

Photolithography Technology and Application

Major Fabrication Steps in MOS Process Flow

Semiconductor Manufacturing Technology. Semiconductor Manufacturing Technology. Photolithography: Resist Development and Advanced Lithography

Critical Dimension Enhancement of DUV Photolithography on the ASML 5500/300. Francesca Calderon Miramonte High School August 13th, 2015

KMPR 1010 Process for Glass Wafers

SUSS Mask Aligner. Purpose: To expose photoresist on a wafer using a photomask

Technology for the MEMS processing and testing environment. SUSS MicroTec AG Dr. Hans-Georg Kapitza

MICRO AND NANOPROCESSING TECHNOLOGIES

Photolithography II ( Part 2 )

MeRck. nlof 2000 Series. technical datasheet. Negative Tone Photoresists for Single Layer Lift-Off APPLICATION TYPICAL PROCESS

Etching Small Samples and the Effects of Using a Carrier Wafer STS ICP-RIE

Device Fabrication: Photolithography

UFNF YES Image Reversal & HMDS Oven Revision 6.0 1/22/2014 Page 1 of 5. YES Image Reversal and HMDS Oven SOP

Heidelberg µpg 101 Laser Writer

EE 143 Microfabrication Technology Fall 2014

AZ 1512 RESIST PHOTOLITHOGRAPHY

+ Preferred material for tool O Acceptable material for tool X Unacceptable material for tool

Photolithography I ( Part 1 )

Chapter 6. Photolithography

Outline. 1 Introduction. 2 Basic IC fabrication processes. 3 Fabrication techniques for MEMS. 4 Applications. 5 Mechanics issues on MEMS MDL NTHU

College of Engineering Department of Electrical Engineering and Computer Sciences University of California, Berkeley

MeRck. AZ nlof technical datasheet. Negative Tone Photoresist for Single Layer Lift-Off APPLICATION TYPICAL PROCESS. SPIN CURVE (150MM Silicon)

Lecture 13 Basic Photolithography

Chapter 6 Photolithography

Lecture 7. Lithography and Pattern Transfer. Reading: Chapter 7

Lithographic Process Evaluation by CD-SEM

Lithography Is the Designer s Brush. Lithography is indispensible for defining locations and configurations of circuit elements/functions.

PHGN/CHEN/MLGN 435/535: Interdisciplinary Silicon Processing Laboratory. Simple Si solar Cell!

Process Optimization

CHAPTER 2 Principle and Design

immersion optics Immersion Lithography with ASML HydroLith TWINSCAN System Modifications for Immersion Lithography by Bob Streefkerk

EE C245 / ME C218 INTRODUCTION TO MEMS DESIGN FALL 2011 PROBLEM SET #2. Due (at 7 p.m.): Tuesday, Sept. 27, 2011, in the EE C245 HW box in 240 Cory.

SU-8 Post Development Bake (Hard Bake) Study

FINDINGS. REU Student: Philip Garcia Graduate Student Mentor: Anabil Chaudhuri Faculty Mentor: Steven R. J. Brueck. Figure 1

EXPERIMENT # 3: Oxidation and Etching Tuesday 2/3/98 and 2/5/98 Thursday 2/10/98 and 2/12/98

ECSE 6300 IC Fabrication Laboratory Lecture 3 Photolithography. Lecture Outline

MICROBUMP CREATION SYSTEM FOR ADVANCED PACKAGING APPLICATIONS

Dr. Dirk Meyners Prof. Wagner. Wagner / Meyners Micro / Nanosystems Technology

Contrast Enhancement Materials CEM 365HR

Lithography. 3 rd. lecture: introduction. Prof. Yosi Shacham-Diamand. Fall 2004

BI-LAYER DEEP UV RESIST SYSTEM. Mark A. Boehm 5th Year Microelectronic Engineering Student Rochester Institute of Technology ABSTRACT

DIY fabrication of microstructures by projection photolithography

Chapter 3 Fabrication

SEMICONDUCTOR PROCESSING

MLA 150 (DLA) Presentation and examples. Théophane Besson, , Heidelberg Instruments GmbH 1

THE USE OF A CONTRAST ENHANCEMENT LAYER TO EXTEND THE PRACTICAL RESOLUTION LIMITS OF OPTICAL LITHOGRAPHIC SYSTEMS

Caterpillar Locomotion inspired Valveless Pneumatic Micropump using Single Teardrop-shaped Elastomeric Membrane

Supplement: Fabrication protocol

EXPERIMENT # 3: Oxidation and Etching Week of 1/31/05 and 2/7/05

EG2605 Undergraduate Research Opportunities Program. Large Scale Nano Fabrication via Proton Lithography Using Metallic Stencils

Applications of Maskless Lithography for the Production of Large Area Substrates Using the SF-100 ELITE. Jay Sasserath, PhD

Contrast Enhancement Materials CEM 365iS

Semiconductor Technology

EE-527: MicroFabrication

50 YEARS SUSS MASK ALIGNER

CMOS Digital Integrated Circuits Lec 2 Fabrication of MOSFETs

OPERATION OF THE HITACHI S-450 SCANNING ELECTRON MICROSCOPE. by Doug Bray Department of Biological Sciences University of Lethbridge

Atlas 46 novel negative tone photoresist which combines the good properties of the established SU-8 and CAR 44

DOE Project: Resist Characterization

Photomask Patterning for Slope-Form Deep Etching Using Deep-Reactive-Ion Etching and Gradation Exposure

Module 11: Photolithography. Lecture 14: Photolithography 4 (Continued)

Positive-Tone Photosensitive Polyimide Coatings for Lens Layer in image sensors. Introduction of the characteristic of CS-series

William Reiniach 5th Year Microelectronic Engineering Student Rochester Institute of Technology

MicroPG 101 Pattern Generator Standard Operating Procedure Draft v.0.2

MICROCHIP MANUFACTURING by S. Wolf

Super-resolution imaging through a planar silver layer

Rapid and inexpensive fabrication of polymeric microfluidic devices via toner transfer masking

Micro- and Nano- Fabrication and Replication Techniques

Fabrication of suspended micro-structures using diffsuser lithography on negative photoresist

FABRICATION OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag

optical and photoresist effects

Low-cost Interference Lithography

Topic 3. CMOS Fabrication Process

420 Intro to VLSI Design

Basic function of head = reading information on the hard disc. Magnetic head mounted to a SS suspension arm. Hard Disc Air gap (

Organic Antireflective Coatings for Photomask Fabrication using Optical Pattern Generators

Michigan State University College of Engineering; Dept. of Electrical and Computer Eng. ECE 480 Capstone Design Course Project Charter

Microlithography. Dale E. Ewbank ul ppt. Microlithography Dale E. Ewbank page 1

idonus UV-LED exposure system for photolithography

Layout of a Inverter. Topic 3. CMOS Fabrication Process. The CMOS Process - photolithography (2) The CMOS Process - photolithography (1) v o.

Micro/Nanolithography

Supporting Information. High-Resolution Organic Light Emitting Diodes Patterned via Contact Printing

Pattern Transfer CD-AFM. Resist Features on Poly. Poly Features on Oxide. Quate Group, Stanford University

Advanced Packaging Solutions

Development of high resolution thin film patterns on curved photocathode substrates of image tubes

Integrated Focusing Photoresist Microlenses on AlGaAs Top-Emitting VCSELs

MICROLITHOGRAPHY 2004

Wireless Metrology in Semiconductor Manufacturing

1X Broadband Wafer Stepper for Bump and Wafer Level Chip Scale Packaging (CSP) Applications

Nanostencil Lithography and Nanoelectronic Applications

Nanomanufacturing and Fabrication

SUSS MA/BA Gen4 Series COMPACT MASK ALIGNER PLATFORM FOR RESEARCH AND LOW-VOLUME PRODUCTION

FABRICATION OF MICROPOLARIZER AND NARROW BANDPASS PIXEL FILTERS FOR FOCAL PLANE ARRAY

Advanced Stepper Lithography Technology to Enable Flexible AMOLED Displays. Keith Best Roger McCleary Elvino M da Silveira 5/19/17

Design Rules for Silicon Photonics Prototyping

VLSI Design. Introduction

EE143 Fall 2016 Microfabrication Technologies. Lecture 3: Lithography Reading: Jaeger, Chap. 2

Transcription:

Process [4.10] (ksaligner & quintel resolution) 1.0 Process Summary 1.1 Since Karl Suss ksaligner is heavily used and Quintel aligner is not, nanolab decided to compare the 2 micron line resolution from both aligners to show lab members their capabilities. 2.0 Material Controls & Compatibility 2.1 Used 6 bare Si wafers and standard 1.2 µm Positive Photoresist. 3.0 Applicable Documents 3.1 Chapter 4.31 to prime wafers with HMDS. 3.2 Chapter 4.21 to coat wafers with standard I-line photoresist on svgcoat1. 3.3 Chapter 4.14 and 4.16 to expose wafers on ksaligner and quintel. 3.4 Chapter 4.25 to do PEB and develop on svgdev1. 3.5 Chapter 8.23 to inspect wafers on uvscope. 4.0 Definitions & Process Terminology 4.1 HMDS: Hexamethyldisilazane is used to improve photoresist adhesion to oxides. 4.2 Positive Photoresist: Nanolab standard I-line resist. 4.3 Exposure matrixes: Finding best exposure with various exposure on a wafers. 4.4 Quintel: Quintel Q4000 MA (Mask Aligner) is a top and bottom side lithography printer for fine line lithography down to 1 micron or better. 4.5 Ksaligner: Karl Suss MA6 is a top and bottom side lithography printer for fine line lithography down to 1 micron or better. 4.6 Svgcoat1: This track has 6 wafer coat modules using 3 different types of photoresist. 4.7 Svgdev1: This is a positive photoresist development track for developing 6 wafers. 5.0 Safety 5.1 Ksaligner vac mode: Wrong vacuum seal setting can cause resist on wafer sticks to which cause vacuum error. 5.2 Quintel vac mode: Wrong vacuum chamber setting can cause resist on wafer stick to and wafer chuck would not release wafer also. 6.0 Process Data 6.1 Wafer Preparation

Wafer # Substrate Photoresistsvgcoat1 #1 6 Bare Si ~ 1.2 um #2 6 Bare Si ~ 1.2 um #3 6 Bare Si ~ 1.2 um #4 6 Bare Si ~ 1.2 um #5 6 Bare Si ~ 1.2 um #6 6 Bare Si ~ 1.2 um PEBsvgdev1 Developer - svgdev1 Mask Ksaligner Exposure Mode Soft Soft Soft Lo vac. Exposure Time 6, 8, 10 and 12 sec. 3, 4, 5 and 5.5 sec. Result Over exposed Best exposure at 3 sec. with power at 18 mw/cm2 3 sec. 2 µm horizontal lines are not so good 3 sec. Good, but resist pulls off wafer badly. 3 sec. Good, but resist pulls off wafer badly even added 3 minutes soft bake. 3.1 sec. Good, resist pulls off very little on a couple of spots. #7 6 Bare Si ~ 1.2 um #8 6 Bare Si ~ 1.2 um #9 6 Bare Si ~ 1.2 um #10 6 Bare Si ~ 1.2 um Pressure Pressure 7, 9, 11 and 13 sec. 8 sec. Good. 2 µm lines are slight underexposed at 7 sec. and 9 sec. are good. 3 sec. Good, but wafer stuck to and resist pulls off wafer badly. 3.1 sec. Good, but wafer stuck to and resist pulls off wafer badly even added 3 minutes soft bake. 7.0 Process Explanation 7.1 First, primed HMDS on 10 bare Si wafers in primeoven, spin coated 1.2 µm standard I-line Fuji Film Positive Photoresist, ran lamp intensity s on ksaligner and quintel aligner, ran exposure matrix s range from 3 sec. to 12 sec. with ksaligner on 2 bare Si wafers, ran exposure matrix range from 7 to 13 seconds with quintel aligner on 1 bare Si wafer, ran standard PEB program and standard I-line develop program on svgdev1 and inspected 2 µm lines

for best exposure under uvscope microscope. Chose ksaligner best exposure and exposed 1 wafer with soft, 1 wafer with lo vac, 2 wafers with vac mode, yet 1 vac wafer was prebaked for 4 minutes trying to solve the resist pulling off issue. Chose quintel best exposure and exposed 1 wafer in pressure mode and 2 wafers in vac. Contact mode, yet 1 vac wafer was prebaked for 4 minutes trying to resolve the resist pulling off issue. Took 2 µm line pictures with uvscope on all the wafers with various mode. Found quintel line resolution is as good ksaligner. Refer to below pictures for photoresist resolution quality images. Even thou resolution lines are both excellent in vacuum mode on both ksaligner and quintel aligner, but need to address resist pulling off issue. 7.2 Since quintel aligner photoresist resolution quality is equivalent to ksaligner, it is recommended lab members to make use of the quintel aligner, because quintel is easy to operate and available most of the time as ksaligner is heavily used by lab members most of the time. 8.0 Process Procedure 8.1 Used 6 bare Si wafers. 8.2 Follow the instruction on chapter 4.31 to prime wafers with HMDS in primeoven. 8.3 Follow the instruction on chapter 4.21 program #1 on svgcoat track 1 to coat 1.2 µm I-line photoresist. 8.4 Follow the instruction on chapter 4.14 and chapter 4.16 to run exposure matrixes on ksaligner and quintel aligner with Matt Wasilik s which contains 2 µm line patterns. 8.5 Follow the instruction on chapter 4.25 to do PEB and develop wafers with program #1 on svgdev1. 8.6 Follow the instruction on chapter 8.23 to inspect wafers on uvscope and determine best exposure. 8.7 Follow the instruction on chapter 4.14 to expose actual wafers with the same with soft, lo and vac mode on ksaligner and chapter 4.16 to expose actual wafers with the same with pressure and vac mode on quintel aligner. 8.8 Follow the instruction on chapter 4.25 to do PEB and develop wafers with program #1 on svgdev1. 8.9 Follow the instruction on chapter 8.23 to use the uvscope to inspect the photoresist lines on the wafers and took pictures on 2 µm lines. 9.0 Troubleshooting Guidelines 9.1 Further ing the aligner performance when the new set of s are ready by adjusting the aligner vacuum. 10.0 Figures & Schematics 10.1 Preliminary with various exposure method- Compare resist images after ksaligner and quintel aligner exposure, PEB and developed with OPD 4262 developer for 60 seconds on svgdev1.

Wafer #3 ksaligner soft wafer center Wafer #6 ksaligner Lo vac wafer center Wafer #4 ksaligner vac wafer center Wafer #5 center ksalign vac 4min prebake 10.2 Preliminary with various exposure methods- Compare resist images after ksaligner and quintel aligner exposure, PEB and developed with OPD 4262 developer for 60 seconds on svgdev1. Wafer #8 quintel pressure wafer center Wafer #9 quintel vacuum wafer center

11.0 Appendices Wafer #10 center quintel vac 4 min prebake