In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Similar documents
In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

P-channel enhancement mode MOS transistor

P-channel enhancement mode MOS transistor

FEATURES SYMBOL QUICK REFERENCE DATA

N-channel TrenchMOS transistor

N-channel TrenchMOS transistor

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

2N Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

2N Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

FEATURES SYMBOL QUICK REFERENCE DATA. V DSS = 25 V Very low on-state resistance Fast switching

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PSMN D. N-channel TrenchMOS SiliconMAX standard level FET

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

N-channel TrenchMOS logic level FET

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

UNISONIC TECHNOLOGIES CO., LTD

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PMBFJ111; PMBFJ112; PMBFJ113

BUK A. N-channel TrenchMOS logic level FET

UNISONIC TECHNOLOGIES CO., LTD

BSN274; BSN274A N-channel enhancement mode vertical D-MOS transistor

PSMN026-80YS. N-channel LFPAK 80 V 27.5 mω standard level MOSFET

50 V, 160 ma dual P-channel Trench MOSFET

BUK A. Low conduction losses due to low on-state resistance Q101 compliant Suitable for logic level gate drive sources

60 V, 320 ma N-channel Trench MOSFET

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PSMN018-80YS. N-channel LFPAK 80 V 18 mω standard level MOSFET

30 / 30 V, 350 / 200 ma N/P-channel Trench MOSFET. Table 1. Quick reference data Symbol Parameter Conditions Min Typ Max Unit TR2 (P-channel)

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PSMN B. 1. General description. 2. Features and benefits. 3. Applications. 4. Quick reference data

BUK A. N-channel TrenchMOS standard level FET

PSMN4R5-40BS. N-channel 40 V 4.5 mω standard level MOSFET in D2PAK. High efficiency due to low switching and conduction losses

60 V, N-channel Trench MOSFET

BUK B. N-channel TrenchMOS standard level FET

20 V, 2 A P-channel Trench MOSFET

60 / 50 V, 330 / 170 ma N/P-channel Trench MOSFET

60 V, 310 ma N-channel Trench MOSFET

N & P-Channel 100-V (D-S) MOSFET

PSMN PS. N-channel 100V 16 mω standard level MOSFET in TO-220. High efficiency due to low switching and conduction losses

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PSMN5R0-100PS. N-channel 100 V 5 mω standard level MOSFET in TO-220. High efficiency due to low switching and conduction losses

PSMN3R3-80ES. N-channel 80 V, 3.3 mω standard level MOSFET in I2PAK. High efficiency due to low switching and conduction losses

PSMN022-30BL. N-channel 30 V 22.6 mω logic level MOSFET in D2PAK. High efficiency due to low switching and conduction losses

PSMN1R7-60BS. N-channel 60 V 2 mω standard level MOSFET in D2PAK. High efficiency due to low switching and conduction losses

PSMN2R0-30YL. N-channel 30 V 2 mω logic level MOSFET in LFPAK. High efficiency due to low switching and conduction losses

30 V, 230 ma P-channel Trench MOSFET

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

12 V and 24 V loads Automotive and general purpose power switching Motors, lamps and solenoids

20 V, 800 ma dual N-channel Trench MOSFET

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Low threshold voltage Very fast switching Trench MOSFET technology ElectroStatic Discharge (ESD) protection > 2 kv HBM

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

N-channel TrenchMOS logic level FET

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Dual P-channel intermediate level FET

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

40 V N-channel Trench MOSFET

60 V, 340 ma dual N-channel Trench MOSFET

AEC Q101 compliant Low conduction losses due to low on-state resistance Suitable for standard level gate drive sources

N-channel TrenchMOS logic level FET. High efficiency due to low switching and conduction losses

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

UNISONIC TECHNOLOGIES CO., LTD

Logic level compatible Very fast switching Trench MOSFET technology ElectroStatic Discharge (ESD) protection > 2 kv HBM

BUK9Y B. N-channel TrenchMOS logic level FET

DATA SHEET. J111; J112; J113 N-channel silicon field-effect transistors DISCRETE SEMICONDUCTORS

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

BUK B. N-channel TrenchMOS standard level FET

PSMN3R0-60ES. High efficiency due to low switching and conduction losses Suitable for standard level gate drive sources

Q101 compliant Suitable for logic level gate drive sources Suitable for thermally demanding environments due to 175 C rating

N-Channel Power MOSFET 30V, 185A, 1.8mΩ

PSMN1R7-30YL. N-channel 30 V 1.7 mω logic level MOSFET in LFPAK

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Charging switch for portable devices DC-to-DC converters Power management in battery-driven portables Hard disk and computing power management

Low power DC-to-DC converters Load switching Battery management Battery powered portable equipment

PMZ950UPEL. 1. General description. 2. Features and benefits. 3. Applications. 4. Quick reference data

PSMN1R1-40BS. N-channel 40 V 1.3 mω standard level MOSFET in D2PAK. High efficiency due to low switching and conduction losses

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

20 V dual P-channel Trench MOSFET

BUK9Y19-75B. N-channel TrenchMOS logic level FET

NX7002AK. 1. General description. 2. Features and benefits. 3. Applications. 4. Quick reference data

BSS138AKA. 1. General description. 2. Features and benefits. 3. Applications. 4. Quick reference data

Transcription:

Important notice Dear Customer, On 7 February 27 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below. Instead of http://www.nxp.com, http://www.philips.com/ or http://www.semiconductors.philips.com/, use http://www.nexperia.com Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use salesaddresses@nexperia.com (email) Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below: - NXP N.V. (year). All rights reserved or Koninklijke Philips Electronics N.V. (year). All rights reserved Should be replaced with: - Nexperia B.V. (year). All rights reserved. If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via salesaddresses@nexperia.com). Thank you for your cooperation and understanding, Kind regards, Team Nexperia

FEATURES SYMBOL QUICK REFERENCE DATA Very low threshold voltage s V DS = -3 V Fast switching Logic level compatible I D = -.47 A Subminiature surface mount g package R DS(ON). Ω (V GS = -2.5 V) GENERAL DESCRIPTION PINNING SOT23 d V GS(TO).4 V P-channel, enhancement mode, PIN DESCRIPTION logic level, field-effect power transistor. This device has low gate threshold voltage and extremely fast switching making it ideal for 2 source battery powered applications and high speed digital interfacing. 3 drain 3 Top view The is supplied in the SOT23 subminiature surface mounting package. 2 LIMITING VALUES Limiting values in accordance with the Absolute Maximum System (IEC 34) SYMBOL PARAMETER CONDITIONS MIN. MAX. UNIT V DS Drain-source voltage - -3 V V DGR Drain-gate voltage R GS = 2 kω - -3 V V GS Gate-source voltage - ± 8 V I D Drain current (DC) T a = 25 C - -.47 A T a = C - -.3 A I DM Drain current (pulse peak value) T a = 25 C - -.9 A P tot Total power dissipation T a = 25 C -.47 W T a = C -.7 W T stg, T j Storage & operating temperature - 55 5 C THERMAL RESISTANCES SYMBOL PARAMETER CONDITIONS TYP. MAX. UNIT R th j-a Thermal resistance junction to FR4 board, minimum 3 - K/W ambient footprint August 998 Rev.

ELECTRICAL CHARACTERISTICS T j = 25 C unless otherwise specified SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT V (BR)DSS Drain-source breakdown V GS = V; I D = - µa -3 - - V voltage V GS(TO) Gate threshold voltage V DS = V GS ; I D = - ma -.4 -.68 - V T j = 5 C -. - - V R DS(ON) Drain-source on-state V GS = -4.5 V; I D = -28 ma -.66.9 Ω resistance V GS = -2.5 V; I D = -28 ma -.92. Ω V GS = -.8 V; I D = -4 ma -..2 Ω V GS = -2.5 V; I D = -28 ma; T j = 5 C -.4.65 Ω g fs Forward transconductance V DS = -24 V; I D = -28 ma.3. - S I GSS Gate source leakage current V GS = ±8 V; V DS = V - ± ± na I DSS Zero gate voltage drain V DS = -24 V; V GS = V; - -5 - na current T j = 5 C - -.3 - µa Q g(tot) Total gate charge I D = -.5 A; V DD = - V; V GS = -4.5 V - 2.2 - nc Q gs Gate-source charge -.4 - nc Q gd Gate-drain (Miller) charge -.25 - nc t d on Turn-on delay time V DD = - V; I D = -.5 A; - 2 - ns t r Turn-on rise time V GS = -8 V; R G = 6 Ω - 4.5 - ns t d off Turn-off delay time Resistive load - 45 - ns t f Turn-off fall time - 2 - ns C iss Input capacitance V GS = V; V DS = -24 V; f = MHz - - pf C oss Output capacitance - 27 - pf C rss Feedback capacitance - 7 - pf REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS T j = 25 C unless otherwise specified SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT I DR Continuous reverse drain T a = 25 C - - -.47 A current I DRM Pulsed reverse drain current - - -.9 A V SD Diode forward voltage I F = -.38 A; V GS = V - -.87 -.3 V t rr Reverse recovery time I F = -.5 A; -di F /dt = A/µs; - 27 - ns Q rr Reverse recovery charge V GS = V; V R = -24 V - 28 - nc August 998 2 Rev.

2 Normalised Power Dissipation, PD (%) Peak Pulsed Drain Current, IDM (A) 8 6 4 2 25 5 75 25 5 Ambient Temperature, Ta (C) Fig.. Normalised power dissipation. PD% = P D /P D 25 C = f(t a ). D =.5.2..5.2 single pulse E-6 E-5 E-4 E-3 E-2 E- E+ E+ Pulse width, tp (s) P D Fig.4. Transient thermal impedance. Z th j-a = f(t); parameter D = t p /T tp T D = tp/t 2 Normalised Drain Current, ID (%) -3 Drain current, ID (A) -2.5-4.5 V 8 6 4 2 25 5 75 25 5 Ambient Temperature, Ta (C) Fig.2. Normalised continuous drain current. ID% = I D /I D 25 C = f(t a ); conditions: V GS - V -2 -.5 - -.5 -.5 - -.5 Drain-Source Voltage, VDS (V) -2.5 V -2.2 V -2 V -.8 V -.6 V -.4 V VGS = -.2 V Fig.5. Typical output characteristics, T j = 25 C. I D = f(v DS ); parameter V GS -2... Peak Pulsed Drain Current, IDM (A) RDS(on) = VDS/ ID d.c. tp = us us ms ms ms. Drain-Source Voltage, VDS (V) Fig.3. Safe operating area. T a = 25 C I D & I DM = f(v DS ); I DM single pulse; parameter t p 3 2.8 2.6 2.4 2.2 2.8.6.4.2.8.6.4.2 Drain-Source On Resistance, RDS(on) (Ohms) -. V -.3 V -.5 V -.2 V -.4 V -.6 V -.8 V -.2 -.4 -.6 -.8 Drain Current, ID (A) -.2 -.4 Fig.6. Typical on-state resistance, T j = 25 C. R DS(ON) = f(i D ); parameter V GS - -2.5 V VGS = -4.5V August 998 3 Rev.

-2.6-2.4-2.2-2 -.8 -.6 -.4 -.2 - -.8 -.6 -.4 -.2 Drain Current, ID (A) VDS > ID X RDS(on) -.5 - -.5-2 -2.5 Gate-Source Voltage, VGS (V) 5 C Fig.7. Typical transfer characteristics. I D = f(v GS ) -3-3.5.7.6.5.4.3.2. Threshold Voltage, VGS(to), (V) typical minimum 25 5 75 25 5 Junction Temperature, Tj (C) Fig.. Gate threshold voltage. V GS(TO) = f(t j ); conditions: I D = ma; V DS = V GS 2.8.6.4.2.8.6.4.2 Transconductance, gfs (S) VDS > ID X RDS(on) 5 C -.2 -.4 -.6 -.8 - -.2 -.4 -.6 -.8-2 -2.2-2.4-2.6 Drain Current, ID (A) Fig.8. Typical transconductance, T j = 25 C. g fs = f(i D ) E- E-2 E-3 E-4 E-5 E-6 E-7 Drain Current, ID (A) VDS = -5 V - -.9 -.8 -.7 -.6 -.5 -.4 -.3 -.2 -. Gate-Source Voltage, VGS (V) Fig.. Sub-threshold drain current. I D = f(v GS) ; conditions: T j = 25 C.9 2.8.7.6.5.4.3.2..9.8.7.6.5 Normalised Drain-Source On Resistance RDS(ON) @ Tj RDS(ON) @ 25C VGS = -4.5 V -2.5 V -.8 V 25 5 75 25 5 Junction Temperature, Tj (C) Fig.9. Normalised drain-source on-state resistance. R DS(ON) /R DS(ON)25 C = f(t j ) Capacitances, Ciss, Coss, Crss (pf) Ciss Coss Crss -. -. -. -. Drain-Source Voltage, VDS (V) Fig.2. Typical capacitances, C iss, C oss, C rss. C = f(v DS ); conditions: V GS = V; f = MHz August 998 4 Rev.

Gate-Source Voltage, VGS (V) -7 VDD = V -6-5 RD = 2 Ohms -4-3 -2 -.5.5 2 2.5 3 Gate Charge, Qg (nc) Fig.3. Typical turn-on gate-charge characteristics. V GS = f(q G ) 5 4.5 4 3.5 3 2.5 2.5.5 Source-Drain Diode Current, IF (A) 5 C.5.5 2 2.5 Drain-Source Voltage, VSDS (V) Fig.4. Typical reverse diode current. I F = f(v SDS ); conditions: V GS = V; parameter T j August 998 5 Rev.

MECHANICAL DATA Plastic surface mounted package; 3 leads SOT23 D B E A X H E v M A 3 Q A A 2 c e bp w M B Lp e detail X 2 mm scale DIMENSIONS (mm are the original dimensions) UNIT A A max.. mm..9 b p c D E e e H E L p Q v w.48.38.5.9 3. 2.8.4.2.9.95 2.5 2..45.5.55.45.2. OUTLINE VERSION REFERENCES IEC JEDEC EIAJ EUROPEAN PROJECTION ISSUE DATE SOT23 97-2-28 Fig.5. SOT23 surface mounting package. Notes. This product is supplied in anti-static packaging. The gate-source input must be protected against static discharge during transport or handling. 2. Refer to SMD Footprint Design and Soldering Guidelines, Data Handbook SC8. 3. Epoxy meets UL94 V at /8". August 998 6 Rev.

DEFINITIONS Data sheet status Objective specification This data sheet contains target or goal specifications for product development. Preliminary specification This data sheet contains preliminary data; supplementary data may be published later. This data sheet contains final product specifications. Limiting values Limiting values are given in accordance with the Absolute Maximum Rating System (IEC 34). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of this specification is not implied. Exposure to limiting values for extended periods may affect device reliability. Application information Where application information is given, it is advisory and does not form part of the specification. Philips Electronics N.V. 998 All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, it is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent or other industrial or intellectual property rights. LIFE SUPPORT APPLICATIONS These products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale. August 998 7 Rev.