THE CHALLENGE OF METROLOGY IN THE 450MM WAFER TRANSITION PROCESS

Similar documents
The Challenge of Metrology in the 450 mm Wafer Transition Process

450mm silicon wafers specification challenges. Mike Goldstein Intel Corp.

research in the fields of nanoelectronics

Process Variability and the SUPERAID7 Approach

One-Stop-Shop for. Research Fab Microelectronics Germany

FRAUNHOFER GROUP FOR MICROELECTRONICS ONE-STOP-SHOP FOR TECHNOLOGIES AND SYSTEMS

450mm and Moore s Law Advanced Packaging Challenges and the Impact of 3D

450mm patterning out of darkness Backend Process Exposure Tool SOKUDO Lithography Breakfast Forum July 10, 2013 Doug Shelton Canon USA Inc.

Fabricating 2.5D, 3D, 5.5D Devices

Recent Developments in Multifunctional Integration. Stephan Guttowski, Head of Technology Park»Heterointegration«, Fraunhofer FMD

ISMI Industry Productivity Driver

CMP for More Than Moore

FinFET vs. FD-SOI Key Advantages & Disadvantages

Lithography. Taking Sides to Optimize Wafer Surface Uniformity. Backside Inspection Applications In Lithography

IWORID J. Schmitz page 1. Wafer-level CMOS post-processing Jurriaan Schmitz

CMOS Digital Integrated Circuits Lec 2 Fabrication of MOSFETs

Advanced ACTPol Multichroic Horn-Coupled Polarimeter Array Fabrication on 150 mm Wafers

Section 2: Lithography. Jaeger Chapter 2 Litho Reader. The lithographic process

BCD Smart Power Roadmap Trends and Challenges. Giuseppe Croce NEREID WORKSHOP Smart Energy Bertinoro, October 20 th

Fraunhofer IZM - ASSID

Section 2: Lithography. Jaeger Chapter 2 Litho Reader. EE143 Ali Javey Slide 5-1

Competitive in Mainstream Products

Plan Optik AG. Plan Optik AG PRODUCT CATALOGUE

Roadmap Semiconductor Equipment Innovation Agenda

Recent Trends in Semiconductor IC Device Manufacturing

Innovation to Advance Moore s Law Requires Core Technology Revolution

DATE 2016 Early Reliability Modeling for Aging and Variability in Silicon System (ERMAVSS Workshop)

Thermal Management in the 3D-SiP World of the Future

Photolithography I ( Part 1 )

Si and InP Integration in the HELIOS project

A Perspective on Semiconductor Equipment. R. B. Herring March 4, 2004

MAPPER: High throughput Maskless Lithography

Silicon photonics with low loss and small polarization dependency. Timo Aalto VTT Technical Research Centre of Finland

Semiconductor Materials for Power Electronics (SEMPEL) GaN power electronics materials

Measurement of Microscopic Three-dimensional Profiles with High Accuracy and Simple Operation

UV Nanoimprint Stepper Technology: Status and Roadmap. S.V. Sreenivasan Sematech Litho Forum May 14 th, 2008

MEMS Sensor Elements and their Fabrication

Tailor-made R&D Services: Our Areas of Application

Feature-level Compensation & Control

5. Lithography. 1. photolithography intro: overall, clean room 2. principle 3. tools 4. pattern transfer 5. resolution 6. next-gen

200mm and 300mm Test Patterned Wafers for Bonding Process Applications SKW ASSOCIATES, INC.

Sensors and Metrology - 2 Optical Microscopy and Overlay Measurements

Real time plasma etch control by means of physical plasma parameters with HERCULES

Simulation of High Resistivity (CMOS) Pixels

Major Fabrication Steps in MOS Process Flow

Imec pushes the limits of EUV lithography single exposure for future logic and memory

Common Development Topics for Semiconductor Manufacturers and their Suppliers in Germany

Hiding In Plain Sight. How Ultrasonics Can Help You Find the Smallest Bonded Wafer and Device Defects. A Sonix White Paper

IMPACT OF 450MM ON CMP

Lithography Industry Collaborations

Section 2: Lithography. Jaeger Chapter 2. EE143 Ali Javey Slide 5-1

Lecture: Integration of silicon photonics with electronics. Prepared by Jean-Marc FEDELI CEA-LETI

Litho Metrology. Program

Pattern Transfer CD-AFM. Resist Features on Poly. Poly Features on Oxide. Quate Group, Stanford University

Fault Diagnosis Algorithms Part 2

SOI technology platforms for 5G: Opportunities of collaboration

Process Optimization

End-of-line Standard Substrates For the Characterization of organic

6-7 October Marina Bay Sands Expo & Convention Centre Peony Ballroom [Level 4]

LAM TCP 9400 PTX Silicon Trench Etch Process Monitoring for Fault Detection and Classification

Market and technology trends in advanced packaging

International Workshop on Nitride Semiconductors (IWN 2016)

MEMC Korea Company TECHNOLOGY IS BUILT ON US. Tel Fax

State-of-The-Art Dielectric Etch Technology

EE143 Fall 2016 Microfabrication Technologies. Lecture 3: Lithography Reading: Jaeger, Chap. 2

GSM OPTICAL MONITORING FOR HIGH PRECISION THIN FILM DEPOSITION

Nanotechnology, the infrastructure, and IBM s research projects

PhE102-VASE. PHE102 Variable Angle Spectroscopic Ellipsometer. Angstrom Advanced Inc. Angstrom Advanced. Angstrom Advanced

Inline Control of an Ultra Low-k ILD layer using Broadband Spectroscopic Ellipsometry

Etch, Deposition, and Metrology Options for Cost-Effective Thin-Film Bulk Acoustic Resonator (FBAR) Production

Advanced Stepper Lithography Technology to Enable Flexible AMOLED Displays. Keith Best Roger McCleary Elvino M da Silveira 5/19/17

Design Rules for Silicon Photonics Prototyping

High-Speed Scalable Silicon-MoS 2 P-N Heterojunction Photodetectors

High mobility 4H-SiC MOSFET using a combination of counter-doping and interface trap passivation

A Laser-Based Thin-Film Growth Monitor

Using Multi Way PCA (MPCA) for Advanced Monitoring and Diagnosis for Plasma Processing based on Optical Emission Spectroscopy

Transistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell Labratories. In 1961, first IC was introduced.

Application Note Silicon Flow Sensor SFS01

EMERGING SUBSTRATE TECHNOLOGIES FOR PACKAGING

Characterization of SOI MOSFETs by means of charge-pumping

Silicon photonics on 3 and 12 μm thick SOI for optical interconnects Timo Aalto VTT Technical Research Centre of Finland

Flexible Hybrid Electronics Fabricated with High-Performance COTS ICs using RTI CircuitFilm TM Technology

Electrical Characterization

Wafer-scale 3D integration of silicon-on-insulator RF amplifiers

Silicon Photonics Technology Platform To Advance The Development Of Optical Interconnects

Hermetic Packaging Solutions using Borosilicate Glass Thin Films. Lithoglas Hermetic Packaging Solutions using Borosilicate Glass Thin Films

Holistic View of Lithography for Double Patterning. Skip Miller ASML

Semiconductor Process Diagnosis and Prognosis for DSfM

ISMI 450mm Transition Program

Photolithography Technology and Application

Heterogeneous Technology Alliance. SOI MEMS Platform

Nanostencil Lithography and Nanoelectronic Applications

Manufacturing Process of the Hubble Space Telescope s Primary Mirror

PERSPECTIVES FOR DISRUPTIVE 200MM/8-INCH GAN POWER DEVICE AND GAN-IC TECHNOLOGY DR. DENIS MARCON SR. BUSINESS DEVELOPMENT MANAGER

Holistic Lithography. Christophe Fouquet. Executive Vice President, Applications. 24 November 2014

Technology for the MEMS processing and testing environment. SUSS MicroTec AG Dr. Hans-Georg Kapitza

Research Needs for Device Sciences Modeling and Simulation (May 6, 2005)

More Imaging Luc De Mey - CEO - CMOSIS SA

Extending The Life Of 200mm Fabs And The Re-use of Second Hand Tools

The Development of the Semiconductor CVD and ALD Requirement

Transcription:

THE CHALLENGE OF METROLOGY IN THE 450MM WAFER TRANSITION PROCESS Conference: 450mm in Europe Quo Vadis? October 7, 2009. Martin Schellenberger, Lothar Pfitzner. Fraunhofer IISB. Page 1

THE CHALLENGE OF METROLOGY IN THE 450MM WAFER TRANSITION PROCESS About Fraunhofer Metrology in Semiconductor Manufacturing 450 mm Metrology Tools Potential Next Steps Summary & Outlook Page 2 Group / Department, Date

The Fraunhofer Gesellschaft Founded in 1949 in Munich, Germany, the Fraunhofer- Gesellschaft with its numerous institutes is the leading establishment of applied research in Germany. The Fraunhofer- Gesellschaft conducts research according to the needs of the market in the domestic and international R&D marketplace. Fraunhofer Profile 60 institutes at 40 locations 17.000 employees 1,5 billion budget Microelectronics Production Information and Communication Technology Materials and Components Life Sciences Surface Technology and Photonics Page 3

Technological Fraunhofer IISB: Profile Departments of IIS B and Fields of Activity S em iconductor Technology» From Crystals to Devices «Pow er Electronics and Mechatronics» From Devices to Systems «Page 4

THE CHALLENGE OF METROLOGY IN THE 450MM WAFER TRANSITION PROCESS About Fraunhofer Metrology in S em iconductor Manufacturing Metrology in Production Production Ramp curve 450 mm Metrology Tools Potential Next Steps Summary & Outlook Page 5 Group / Department, Date

Scatt Yield (a.u.) Introduction Metrology in Nanotechnologies Understanding and controlling dimensions, materials properties, and defects towards atomic level is required (e.g. 1.5 nm HfSiOx layer) Improving capabilities of metrology and analysis equipment (e.g. 3D at atomic scale) poses huge challenges S em iconductor Manufacturing A series of processes with up to 1000 processing steps A series of interposed metrology and inspection steps 800 600 400 200 HfSiOx SiO 2 X10 5 nm HfSiOx: 1.4 ± 0.5 nm 2.1 ± 0.5 nm SiO 2 : 1.1 ± 0.5 nm 1.1 ± 0.5 nm Analysis at atomic scale performed with XTEM @ CNR & MEIS @ Daresburg Laboratory (USAL) (ANNA project FP6 EC contract 026134-RII3) O Si Hf Metrology for semiconductor manufacturing is the basis of preparatory know-how, of off-line, in-line and in situ-characterization, and advanced process control. 400 0-400 8000 6000 4000 2000 0 70 80 90 1.5 nm 1nm run61500.2d.data.tile.energy@x=86-90.ascii HfSiOx SiO 2 Si wafer 70 80 90 Energy (kev) 100 100 Page 6

FEOL BEOL process flow Introduction package contact passivation metal IMD W Plug PDM contact S and D implant spacer LDD gate 5 Defect and Failure Scenario of an IC p + Via Metal 1 particle ov erlay n n-well short ESD Damage particle open Interconnects layer thickness n + p Metal 2 crack COP p-well contamination interfaces: roughness, state density, charges p well and Vt STI alignment Si crystal: stacking faults, contamination, stress, COP Page 7

Source: Giichi Inoue,Toshiba Semiconductor Process Level/Yield Metrology in Semiconductor Manufacturing Metrology for S em iconductor Manufacturing Ideal Actual Process and and Yield Learning Curve Process Integration Pilot Mass Production Transfer Technology Transfer Metrology required as the basis of preparatory know-how, of off-line, in-line and in situ-characterization, and advanced process control. Process Creation Process Selection Process Tuning Process Stabilization Product Production Page 8

THE CHALLENGE OF METROLOGY IN THE 450MM WAFER TRANSITION PROCESS About Fraunhofer Introduction Metrology in Semiconductor Manufacturing 450 mm Metrology Tools Impact of 450 mm Wafer Diameter on Equipment and Metrology Potential Development Topics for 450mm Metrology Tools Priorities in 450 mm? Potential Next Steps Summary & Outlook Page 9 Group / Department, Date

450 mm Metrology Tools Impact of 450 mm Wafer Diameter on Equipm ent and Metrology Impacted Areas Processes Focus Items Diameter 300 mm 450 mm Thickness 775 µm 925 µm Area 706 cm² 1589 cm² Process uniformity, contamination, thermal effects/ uniformity, (cleaning, polishing, deposition, etch, anneal,..) Lithography Increase of area by 2.25 times requires high performance high speed litho Handling Metrology Data Management Deformation ( stress), transport issues, wafer translation (large distances, acceleration and settling times increase, vertical drift along the wafer) Stages and handling, mapping capabilities, increase of area by 2.25 times requires high performance high speed metrology (inspection), dimensional change due to thermal expansion coefficient, Amount of data, data quality, Page 10

450 mm Metrology Tools Potential Dev elopm ent Topics for 450m m Metrology Tools (1/2): S tand-alone m etrology Improved scatterometry (3D) Particle measurement, contamination monitoring Stress measurement at the nanoscale Metrology tools for characterization of dielectrics, ultra-thin layers and interfaces (composition, morphology, geometric dimensions) Reference materials Integrated metrology and sensors Sensors for improved equipment characterization and qualification Sensors for characterization of plasma, litho, and CMP processes Metrology/sensors as enabler for APC Page 11 Collected early 2009 from EU metrology companies

450 mm Metrology Tools Potential Dev elopm ent Topics for 450m m Metrology Tools (2/2): Data processing and algorithms Algorithms for the measurements of complex stacks and features Models for the analysis of ultra-thin layers including interface and quantum effects Data reduction algorithms for correlated sampling approach and calculation of quality data Model for quantification of precision trade-off of IM to stand-alone metrology vs. improved sampling rate and time based information Autom ation Modular approach for automation and software Benefit expected for 300 mm and 200 mm equipment Page 12 Collected early 2009 from EU metrology companies

450 mm Metrology Tools 450 mm Metrology Tools Priorities in 450 mm? To be defined by end-users (target specs, required improvements/ modifications) May not differ too much from current ones, e.g. NANOCMOS - CD - overlay - layer thickness - inspection (macro, defect) - filling quality - grain size - crystallographic texture patterned layers metal layers Page 13 - thickness - uniformity - nitrogen content and profile gate oxide Key applications for Integrated Metrology low-k materials NANOCMOS funded under EU 6th FP, #507587 - thickness - refractive index - porosity - composition - uniformity

THE CHALLENGE OF METROLOGY IN THE 450MM WAFER TRANSITION PROCESS About Fraunhofer Introduction Metrology in Semiconductor Manufacturing 450 mm Metrology Tools Potential Next Steps Network in Metrology 450 mm Metrology Platform Support and R&D Activities Summary & Outlook Page 14 Group / Department, Date

Potential Next Steps Netw ork in Metrology www.semiconductors.co.uk BELFAST DUBLIN SALFORD LEUVEN MAINZ ERLANGE KARLSRUH N E LANDSHU PARIS ST. FLORIAN MÜNCHEN T WIEN WIENER ZÜRIC NEUSTADT BUDAPEST H UNTERPREMSTÄTTE CROLLES VILLACH N BERNIN TRENTO AGRATE NOVARA GRENOBLE BOLOGNA MILANO TOULOUSE ROUSSET HAMBURG KREFEL D AACHEN RENDSBURG LÜBECK AMSTERDAM NIJMEGEN BERLIN WITNEY OXFORDSHIREEINDHOVEN DORTMUND JENA DRESDEN VTT AVEZZAN O ROMA Metrology is a European strength! PATRAS ATHENS Page 15 AVEZZAN O = supplier = user = R & D TEL AVIV JERUSALEM MIGDAL HAEMEK

Potential Next Steps Contributions by IISB 450mm Platforms for Metrology Development Fraunhofer ready to provide Stand-alone metrology: Realization of a 450 mm metrology platform, which enables the development of individual core metrology systems for 450 mm metrology requirements without the need to supply overhead wafer handling equipment, open automation, and fab data management. Integrated metrology and sensors: Realization of test beds to realize common standardized integration and automation strategies for the development of IM and sensors without the need to supply overhead automation, and fab data management. R&D Activities for 450 mm Metrology Fraunhofer ready to start IISB metrology and expertise applicable to 450 mm: wave front sensors, scatterometry, ellipsometry, digital imaging and processing, defect inspection, x-ray techniques Equipment qualification/development: organic/inorganic contamination, thermo desorption, TXRF, vapor phase composition Sensor development for stand-alone and integrated metrology, virtual metrology Page 16

Contributions Potential Next by Steps IIS B Support Activities for 450 mm Metrology Equipment Development Production of test wafers and reference samples, e.g. with controlled deposition of contaminants and defects Cleaning and polishing (double and single side) Definition of standardized wafer for 450 mm wafer exchange amongst R&D sites using accepted specifications Set-up of distributed processing network including logistics for 450 mm Development of standards Collaboration Fraunhofer ready to coordinate Intel/Samsung/TSMC, SEMATECH/ISMI, Albany, Taiwan,... Link to expertise in FP7/ENIAC/... projects (benefit for 300 mm Prime, 450 mm), e.g. IMPROVE,... Flying Wafer for 450mm, also on a world-wide scale Europe acting as focal point for global developments in (450mm) metrology Page 17

THE CHALLENGE OF METROLOGY IN THE 450MM WAFER TRANSITION PROCESS About Fraunhofer Introduction Metrology in Semiconductor Manufacturing 450 mm Metrology Tools Potential Next Steps Summary & Outlook Page 18 Group / Department, Date

Summary & Outlook Metrology is the onset of the food chain Currently, appropriate modification of existing metrology tools is sufficient for starting 450 mm development Support of equipment suppliers in the transition to 450 mm and towards novel metrology challenges IISB ready to provide 450 mm atmospheric stage and 450 mm vacuum stage with (standardized?) sensor and metrology components accommodation Integration of metrology will be continued by IISB Global collaboration is mandatory in research and with industry Page 19