Channel operating margin for PAM4 CDAUI-8 chip-to-chip interfaces

Similar documents
NRZ CHIP-CHIP. CDAUI-8 Chip-Chip. Tom Palkert. MoSys 12/16/2014

Baseline COM parameters for 50G Backplane and Copper Cable specifications

Chip-to-module far-end TX eye measurement proposal

Study of Channel Operating Margin for Backplane and Direct Attach Cable Channels

Richard Mellitz, Intel Corporation July, 2015 Waikoloa, HI. IEEE P802.3bs 400 Gb/s Ethernet Task Force July 15, Waikoloa, HI

40 AND 100 GIGABIT ETHERNET CONSORTIUM

Alignment of Tx jitter specifications, COM, and Rx interference/jitter tolerance tests

06-496r3 SAS-2 Electrical Specification Proposal. Kevin Witt SAS-2 Phy Working Group 1/16/07

CAUI-4 Chip Chip Spec Discussion

CAUI-4 Consensus Building, Specification Discussion. Oct 2012

Study of Channel Operating Margin for Backplane and Direct Attach Cable Channels

Beta and Epsilon Point Update. Adam Healey Mark Marlett August 8, 2007

06-011r0 Towards a SAS-2 Physical Layer Specification. Kevin Witt 11/30/2005

yellow highlighted text indicates refinement is needed turquoise highlighted text indicates where the text was original pulled from

IEEE P802.3bs D Gb/s & 400 Gb/s Ethernet 4th Sponsor recirculation ballot comments

For IEEE 802.3ck March, Intel

08-027r2 Toward SSC Modulation Specs and Link Budget

IEEE P802.3bs D Gb/s & 400 Gb/s Ethernet 4th Sponsor recirculation ballot comments

SAS-2 6Gbps PHY Specification

Characterization and Compliance Testing for 400G/PAM4 Designs. Project Manager / Keysight Technologies

Achieving closure on TDECQ/SRS

Toward SSC Modulation Specs and Link Budget

PAM4 Signaling in High Speed Serial Technology: Test, Analysis, and Debug APPLICATION NOTE

IEEE P802.3bs D Gb/s & 400 Gb/s Ethernet 3rd Sponsor recirculation ballot comments

ECEN720: High-Speed Links Circuits and Systems Spring 2017

SRS test source calibration: measurement bandwidth (comment r03-9) P802.3cd ad hoc, 27 th June 2018 Jonathan King, Finisar

Considerations for CRU BW and Amount of Untracked Jitter

100G CWDM4 MSA Technical Specifications 2km Optical Specifications

10GBASE-T Transmitter SNDR Definition (System ID Approach) IEEE P802.3an Task Force Santa Clara, Feb 2005 Albert Vareljian, Hiroshi Takatori KeyEye

A possible receiver architecture and preliminary COM Analysis with GEL Channels

PHY PMA electrical specs baseline proposal for 803.an

10 GIGABIT ETHERNET CONSORTIUM

Proposal for Transmitter Electrical Specifications

Multilane MM Optics: Considerations for 802.3ba. John Petrilla Avago Technologies March 2008

Proposed Baseline text for: Chip-to-module 400 Gb/s eightlane Attachment Unit Interface (CDAUI-8) Tom Palkert MoSys Jan

ECEN720: High-Speed Links Circuits and Systems Spring 2017

Return Loss of Test Channel for Rx ITT in Clause 136 (#72)

IEEE 802.3ba 40Gb/s and 100Gb/s Ethernet Task Force 22th Sep 2009

Baseline Proposal for 100G Backplane Specification Using PAM2. Mike Dudek QLogic Mike Li Altera Feb 25, 2012

To learn statistical bit-error-rate (BER) simulation, BER link noise budgeting and using ADS to model high speed I/O link circuits

Module 12 : System Degradation and Power Penalty

Physical Layer Tests of 100 Gb/s Communications Systems. Application Note

Low frequency jitter tolerance Comments 109, 133, 140. Piers Dawe IPtronics. Charles Moore Avago Technologies

Gigabit Transmit Distortion Testing at UNH

TDECQ update noise treatment and equalizer optimization (revision of king_3bs_02_0217_smf)

Clause 71 10GBASE-KX4 PMD Test Suite Version 0.2. Technical Document. Last Updated: April 29, :07 PM

IEEE Std 802.3ap (Amendment to IEEE Std )

Transmit Waveform Calibration for Receiver Testing. Kevin Witt & Mahbubul Bari Jan 15, r1

PAM4 interference Tolerance test ad hoc report. Mike Dudek QLogic Charles Moore Avago Nov 13, 2012

Electronic Dispersion Compensation of 40-Gb/s Multimode Fiber Links Using IIR Equalization

Date: October 4, 2004 T10 Technical Committee From: Bill Ham Subject: SAS 1.1 PHY jitter MJSQ modifications

Scott Schube, Intel Corporation CWDM8 MSA Project Chair

Improved 100GBASE-SR4 transmitter testing

Richard Mellitz, Intel Corporation January IEEE 802.3by 25 Gb/s Ethernet Task Force

AN 835: PAM4 Signaling Fundamentals

Beyond 25 Gbps: A Study of NRZ & Multi-Level Modulation in Alternative Backplane Architectures

DP Array DPAM/DPAF Final Inch Designs in Serial ATA Generation 1 Applications 10mm Stack Height. REVISION DATE: January 11, 2005

56+ Gb/s Serial Transmission using Duobinary Signaling

DFEEYE Reference Receiver Solutions for SAS-2 Compliance Testing r0

M.2 SSIC SM Electrical Test Specification Version 1.0, Revision 0.5. August 27, 2013

400G-BD4.2 Multimode Fiber 8x50Gbps Technical Specifications

Keysight Technologies Greg LeCheminant / Robert Sleigh

BACKPLANE ETHERNET CONSORTIUM

Link budget for 40GBASE-CR4 and 100GBASE-CR10

Backchannel Modeling and Simulation Using Recent Enhancements to the IBIS Standard

PI2EQX Gbps, 1:2 Port Switch, SATA2/SAS ReDriver. Description. Features. Pin Description (Top Side View)

100 Gb/s: The High Speed Connectivity Race is On

400G-FR4 Technical Specification

04-370r0 SAS-1.1 Merge IT and IR with XT and XR 6 November 2004

To learn fundamentals of high speed I/O link equalization techniques.

T Q S Q 7 4 H 9 J C A

04-370r1 SAS-1.1 Merge IT and IR with XT and XR 1 December 2004

Product Specification 100GBASE-SR10 100m CXP Optical Transceiver Module FTLD10CE1C APPLICATIONS

T10/05-428r0. From: Yuriy M. Greshishchev, PMC-Sierra Inc. Date: 06 November 2005

RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications. Revision Date: March 18, 2005

Q2 QMS-DP/QFS-DP Series 11 mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications. Revision Date: February 22, 2005

PAM-4 Four Wavelength 400Gb/s solution on Duplex SMF

High-speed Serial Interface

Data Sheet. Description. Features. Transmitter. Applications. Receiver. Package

100GBASE-KR4, 100GBASE-CR4, & CAUI-4 Compliance and Characterization Solution for Real Time Scopes

QPairs QTE-DP/QSE-DP Final Inch Designs in Serial ATA Generation 1 Applications 5mm Stack Height. REVISION DATE: January 12, 2005

T Q S Q 1 4 H 9 J 8 2

1310NM FP LASER FOR 10GBASE-LRM SC AND LC TOSA

To learn Statistical Bit-error-rate (BER) simulation, BERlink noise budgeting and usage of ADS to model high speed I/O link circuits.

Chris DiMinico MC Communications/PHY-SI LLC/Panduit NGOATH Study Group

SAS-2 6Gbps PHY Specification

Comment Supporting materials: The Reuse of 10GbE SRS Test for SR4/10, 40G-LR4. Frank Chang Vitesse

Digital Communication - Pulse Shaping

Preliminary COM results for two reference receiver models

EE273 Lecture 5 Noise Part 2 Signal Return Crosstalk, Inter-Symbol Interference, Managing Noise

VCSEL Friendly 1550nm Specifications

High Speed I/O 2-PAM Receiver Design. EE215E Project. Signaling and Synchronization. Submitted By

A 5-Gb/s 156-mW Transceiver with FFE/Analog Equalizer in 90-nm CMOS Technology Wang Xinghua a, Wang Zhengchen b, Gui Xiaoyan c,

TDEC for PAM4 ('TDECQ') Changes to clause 123, to replace TDP with TDECQ Draft 1a. May 3 rd 2016 Jonathan King Finisar

EE290C Spring Lecture 5: Equalization Techniques. Elad Alon Dept. of EECS 9" FR4 26" FR4. 9" FR4, via stub.

Precoding proposal for PAM4

PI2EQX3232A. 3.2Gbps, 2-Port, SATA/SAS, Serial Re-Driver. Features. Description. Block Diagram. Pin Description

10GBASE-T Transmitter Key Specifications

TDEC for PAM4 ('TDECQ') Changes to clause 123, to replace TDP with TDECQ Draft 1. May 3rd 2016 Jonathan King

100GBASE-KR4/CR4 & CAUI-4 Compliance and Characterization Solution

Transcription:

Channel operating margin for PAM4 CDAUI-8 chip-to-chip interfaces Adam Healey Avago Technologies IEEE P802.3bs 400 GbE Task Force March 2015

Introduction Channel Operating Margin (COM) is a figure of merit for a passive electrical channel If COM exceeds the specified threshold, the channel is expected to interoperate with compliant transmitters and receivers Transmitter specifications are converted to parameters of the COM calculation Stress channels used to verify receiver performance are calibrated using COM 2

Words of caution A COM value is not a demonstration of feasibility (or lack thereof) Transmitters must be able to satisfy the requirements implied by the COM parameters Receivers must be able to tolerate the stress implied by the minimum COM The reference receiver employed by COM is not an implementation guide Enable innovation so long as the performance requirements are met 3

A path from CAUI-4 to CDAUI-8 Results are based on an implementation of Annex 93A that is not ran_com_3bj_3bm_01_1114.zip Begin with a set of chip-to-chip channels and the COM parameters specified in Annex 83D Test cases 1 through 7 are from mellitz_3bs_01_0714.pdf Test case 8 is from shanbhag_02_0914.pdf Assume PAM4 and RS(544,514) Forward Error Correction (FEC) Change the number of signal levels, L, to 4 Increase the target detector error ratio, DER 0, to 1E 6 Increase the signaling rate, f b, to 26.5625 GBd 4

Results, first pass Test case 1 2 3 4 5 6 7 8 mellitz_3bs_01_0714.pdf 2.01 2.78 3.06 2.01 2.18 2.95 3.02 n/a This implementation, z p = 12 mm 3.20 3.70 3.24 3.23 3.13 3.73 3.42 4.77 This implementation, z p = 30 mm 2.00 2.77 3.00 2.03 2.09 2.95 2.86 3.11 Change L to 4, z p = 30 mm 6.39 5.67 5.33 6.36 6.27 5.45 5.46 5.46 Add RS(544,514), z p = 30 mm 3.55 2.91 2.78 3.58 3.24 2.65 2.74 2.79 Top impairments Inter-symbol interference (ISI) Transmitter noise (TXN) Uncorrelated jitter (UJN) 5

COM device package models R d d, tau d, tau v 2 v 1 C d C p C p C d R d 2 x d x tau 2 x d x tau Transmitter and receiver package reflections add constructively! 6

Influence of COM device package models 2 x (12 mm) x (6.14 ps/mm) ~ 3.9 UI 2 x (30 mm) x (6.14 ps/mm) ~ 9.8 UI z p = 12 mm z p = 30 mm 7

Substitute design-based models Test case 1 2 3 4 5 6 7 8 Add RS(544,514), z p = 30 mm 3.55 2.91 2.78 3.58 3.24 2.65 2.74 2.79 Design-based, z p = 12 mm 1.05 0.15 0.06 1.14 1.29 0.18 0.14 0.04 Design-based, z p = 30 mm 1.68 0.65 0.04 1.68 1.73 0.40 0.26 0.78 Reflection magnitude reduced z p = 12 mm z p = 30 mm Device package models have a tremendous influence on COM! 8

Transmitter noise and jitter Reduce peak dual-dirac jitter, A DD, to 0.02 UI Increase transmitter signal-to-noise ratio, SNR TX, to 31 db SNR TX represents the signal-to-noise-and-distortion ratio (SNDR) requirement imposed on the transmitter SNDR includes linear fit error (distortion) and uncorrelated noise SNR TX defines an additive Gaussian noise source based on the SNDR value This could result in a conservative COM value 9

What is the problem? In principle, the transmitter modeled by COM should meet all of the transmitter requirements Balancing on the edge of compliance to the largest extent possible SNR TX = SNDR can result in a non-compliant transmitter model A component of SNDR is linear fit error which includes residual ISI In this context, residual implies ISI outside of an exception window The exception window is typically set to equal the DFE length (N p = N b ) E.g., if N p = 5 then reflections 10 UI from the main cursor degrade SNDR The noise is presumably added to the waveform and impacts both sampling and transition times Noise is converted to jitter via the slope of the waveform at the crossing However, the model also defines a timing error based on the worst-case uncorrelated jitter By definition, the jitter measured at the crossing times will then be larger than allowed 10

Path forward for transmitter noise and jitter In general, SNR TX should be greater than or equal to SNDR SNR TX should be pro-rated by the residual ISI corresponding to the device package model and specified exception window Any correction may be applied to the COM parameters or used as a justification to reduce the transmitter SNDR requirement Consider reducing the RMS random jitter parameter, s RJ, to account for the jitter induced by the SNR TX noise source 11

Results, third pass Test case 1 2 3 4 5 6 7 8 Design-based, z p = 30 mm 1.68 0.65 0.04 1.68 1.73 0.40 0.26 0.78 Reduce jitter 0.61 0.57 1.30 0.57 0.62 0.91 1.08 0.53 Increase transmitter SNR 0.51 2.06 3.13 0.58 0.48 2.57 2.80 1.97 Now we are getting somewhere 12

Equalization Increase de-emphasis range of the continuous time filter by 3 db g DC from 15 to 0 db in 1 db steps For CAUI-4, decision feedback equalizer (DFE) coefficients were constrained to limit error propagation CDAUI-8 is assumed to leverage RS(544,514) or a similar code Adopt the 100GBASE-KP4 coefficient constraints b max (1) = 1, otherwise b max (n) = 0.2 13

Results, final pass Test case 1 2 3 4 5 6 7 8 Increase transmitter SNR 0.51 2.06 3.13 0.58 0.48 2.57 2.80 1.97 Increase g DC range 1.14 2.54 3.13 0.72 0.86 2.76 2.81 2.58 Relax DFE constraints 1.88 2.94 3.13 1.81 1.37 2.76 2.81 2.92 Reduce level separation 1.16 2.22 2.41 1.09 0.65 2.04 2.09 2.20 Level separation mismatch ratio corresponds to a significant penalty E.g., tightening requirement from 0.92 to 0.95 yields COM+0.28 db However, more data is needed to justify a change A number of interesting channels show greater than 2 db margin 14

Path forward for the COM device package model Reduce C d (currently 250 ff)? Reduce C p (currently 180 ff)? Increase Z c (currently 78.2 Ohms)? This is a parameter of the package transmission line model Extend the DFE to cancel the reflections? This is a subject for further study 15

Summary of proposal Parameter Symbol CAUI-4 Proposal Units Signaling rate f b 25.78125 26.5625 GBd Device package model Single-ended device capacitance Transmission line length, test 1 Transmission line length, test 2 Single-ended package capacitance Cd z p z p C p 2.5E 4 12 30 1.8E 4 TBD 12 30 TBD nf mm mm nf Single-ended reference resistance R 0 50 50 W Single-ended termination resistance R d 55 TBD W Receiver 3 db bandwidth f r 0.75 x fb 0.75 x fb GHz Transmitter equalizer, minimum cursor coefficient c(0) 0.6 0.6 Transmitter equalizer, pre-cursor coefficient Minimum value Maximum value Step size c( 1) 0.15 0 0.05 0.15 0 0.05 Transmitter equalizer, post-cursor coefficient Minimum value Maximum value Step size c(1) 0.25 0 0.05 0.25 0 0.05 16

Summary of proposal, continued Continuous time filter, DC gain Minimum value Maximum value Step size Parameter Symbol CAUI-4 Proposal Units Continuous time filter, zero frequency f z f b / 4 f b / 4 GHz Continuous time filter, pole frequencies Transmitter differential peak output voltage Victim Far-end aggressor Near-end aggressor g DC 12 0 1 15 0 1 f p1 f b / 4 f b / 4 f p2 f b f b Number of signal levels L 2 4 Level separation mismatch ratio R LM 1 0.92 Transmitter signal-to-noise ratio SNR TX 27 31 db Number of samples per unit interval M 32 32 A v A fe A ne 0.4 0.4 0.6 0.4 0.4 0.6 db db db GHz GHz V V V 17

Summary of proposal, continued Parameter Symbol CAUI-4 Proposal Units Decision feedback equalizer (DFE) length N b 5 5 UI Normalized DFE coefficient magnitude limit n = 1 n = 2 to N b b max (n) Random jitter, RMS s RJ 0.01 0.01 UI Dual-Dirac jitter, peak A DD 0.05 0.02 UI One-sided noise spectral density h 0 5.2E 8 5.2E 8 V 2 /GHz Target detector error ratio DER 0 1E 15 1E 6 Channel operating margin, min. COM 2 2 db 0.3 0.3 1.0 0.2 18

Key take-aways Device package models have a large influence on COM Design-based package models yield significantly higher COM values Transmitter noise and jitter parameters must be properly calibrated to avoid worse than worst-case modeling and hidden margin This proposal yields COM values greater than 2 db for a multiple chipto-chip channels given appropriate adjustments to the device package models Additional enhancements will be investigated 19