AN614 A SIMPLE ALTERNATIVE TO ANALOG ISOLATION AMPLIFIERS. 1. Introduction. Input. Output. Input. Output Amp. Amp. Modulator or Driver

Similar documents
Table 1. TS1100 and MAX9634 Data Sheet Specifications. TS1100 ±30 (typ) ±100 (typ) Gain Error (%) ±0.1% ±0.1%

INPUT DIE V DDI V DD2 ISOLATION ISOLATION XMIT GND2. Si8710 Digital Isolator. Figure 1. Si8710 Digital Isolator Block Diagram

Optocoupler 8. Shield. Optical Receiver. Figure 1. Optocoupler Block Diagram

Figure 1. Low Voltage Current Sense Amplifier Utilizing Nanopower Op-Amp and Low-Threshold P-Channel MOSFET

TS1105/06/09 Current Sense Amplifier EVB User's Guide

TS3003 Demo Board FEATURES COMPONENT LIST ORDERING INFORMATION. TS3003 Demo Board TS3003DB

TS3004 Demo Board FEATURES COMPONENT LIST ORDERING INFORMATION. TS3004 Demo Board TS3004DB. 5V Supply Voltage FOUT/PWMOUT Output Period Range:

AN599. Si4010 ARIB STD T-93 TEST RESULTS (315 MHZ) 1. Introduction. 2. Relevant Measurements Limits DKPB434-BS Schematic and Layout

Si21xxx-yyy-GM SMIC 55NLL New Raw Wafer Suppliers

AN656. U SING NEC BJT(NESG AND NESG250134) POWER AMPLIFIER WITH Si446X. 1. Introduction. 2. BJT Power Amplifier (PA) and Match Circuit

Si4825-DEMO. Si4825 DEMO BOARD USER S GUIDE. 1. Features. Table 1. Si4825 Band Sequence Definition

UG175: TS331x EVB User's Guide

IN1/XA C PAR IN2/XB. Figure 1. Equivalent Crystal Circuit

Table MHz TCXO Sources. AVX/Kyocera KT7050B KW33T

AN31. I NDUCTOR DESIGN FOR THE Si41XX SYNTHESIZER FAMILY. 1. Introduction. 2. Determining L EXT. 3. Implementing L EXT

AN255. REPLACING 622 MHZ VCSO DEVICES WITH THE Si55X VCXO. 1. Introduction. 2. Modulation Bandwidth. 3. Phase Noise and Jitter

AN1093: Achieving Low Jitter Using an Oscillator Reference with the Si Jitter Attenuators

AN862: Optimizing Jitter Performance in Next-Generation Internet Infrastructure Systems

profile for maximum EMI Si50122-A5 does not support Solid State Drives (SSD) Wireless Access Point Home Gateway Digital Video Cameras REFOUT DIFF1

90 µa max supply current 9 µa shutdown current Operating Temperature Range: 40 to +85 C 5-pin SOT-23 package RoHS-compliant

AN985: BLE112, BLE113 AND BLE121LR RANGE ANALYSIS

WT11I DESIGN GUIDE. Monday, 28 November Version 1.1

ISOlinear Architecture. Silicon Labs CMOS Isolator. Figure 1. ISOlinear Design Architecture. Table 1. Circuit Performance mv 0.

The Si86xxIsoLin reference design board contains three different analog isolation circuits with performance summarized in Table 1.

UG123: SiOCXO1-EVB Evaluation Board User's Guide

Assembly Site Addition (UTL3)

Change of Substrate Vendor from SEMCO to KCC

Figure 1. Typical System Block Diagram

Normal Oscillator Behavior (Device A) Figure 1. Normal Oscillator Behavior (Device A) ft = f0 1 + TC1 T T0

When paired with a compliant TCXO or OCXO, the Si5328 fully meets the requirements set forth in G.8262/Y ( SyncE ), as shown in Table 1.

TSM6025. A +2.5V, Low-Power/Low-Dropout Precision Voltage Reference FEATURES DESCRIPTION APPLICATIONS TYPICAL APPLICATION CIRCUIT

AN523. OVERLAY CONSIDERATIONS FOR THE Si114X SENSOR. 1. Introduction. 2. Typical Application

Figure 1. LDC Mode Operation Example

AN0026.1: EFM32 and EFR32 Wireless SOC Series 1 Low Energy Timer

TSM9634F. A 1µA, SOT23 Precision Current-Sense Amplifier DESCRIPTION FEATURES APPLICATIONS TYPICAL APPLICATION CIRCUIT

Description. Benefits. Logic Control. Rev 2.1, May 2, 2008 Page 1 of 11

AN0026.0: EFM32 and EZR32 Wireless MCU Series 0 Low Energy Timer

Low-Power Single/Dual-Supply Dual Comparator with Reference. A 5V, Low-Parts-Count, High-Accuracy Window Detector

AN933: EFR32 Minimal BOM

TS A 0.65V/1µA Nanopower Voltage Detector with Dual Outputs DESCRIPTION FEATURES APPLICATIONS TYPICAL APPLICATION CIRCUIT

AN959: DCO Applications with the Si5341/40

Low-Power Single/Dual-Supply Quad Comparator with Reference FEATURES

AN427. EZRADIOPRO Si433X & Si443X RX LNA MATCHING. 1. Introduction. 2. Match Network Topology Three-Element Match Network

AN905 EXTERNAL REFERENCES: OPTIMIZING PERFORMANCE. 1. Introduction. Figure 1. Si5342 Block Diagram. Devices include: Si534x Si5380 Si539x

AN1104: Making Accurate PCIe Gen 4.0 Clock Jitter Measurements

Low Jitter and Skew 10 to 220 MHz Zero Delay Buffer (ZDB) Description. Benefits. Low Power and Low Jitter PLL. (Divider for -2 only) GND

The 500 Series Z-Wave Single Chip ADC. Date CET Initials Name Justification

Si52111-B3/B4 PCI-EXPRESS GEN 2 SINGLE OUTPUT CLOCK GENERATOR. Features. Applications. Description. compliant. 40 to 85 C

Si Data Short

TS1105/06 Data Sheet. TS1105 and TS1106 Unidirectional and Bidirectional Current- Sense Amplifiers + Buffered Unipolar Output with Adjustable Bias

Si Data Short

AN1005: EZR32 Layout Design Guide

Default high or low output Precise timing (typical)

TS1109 Data Sheet. TS1109 Bidirectional Current-Sense Amplifier with Buffered Bipolar

TS1100. A 1µA, +2V to +27V SOT23 Precision Current-Sense Amplifier DESCRIPTION FEATURES APPLICATIONS TYPICAL APPLICATION CIRCUIT

UG310: XBee3 Expansion Kit User's Guide

Si8751/52 Data Sheet. Isolated FET Driver with Pin Control or Diode Emulator Inputs

TS3300 FEATURES DESCRIPTION APPLICATIONS TYPICAL APPLICATION CIRCUIT VIN, VOUT, 3.5µA, High-Efficiency Boost + Output Load Switch

BGM13P22 Module Radio Board BRD4306A Reference Manual

UG310: LTE-M Expansion Kit User's Guide

UG168: Si8284-EVB User's Guide

Not Recommended for New Design. SL28PCIe16. EProClock PCI Express Gen 2 & Gen 3 Clock Generator. Features. Pin Configuration.

Description. Benefits. Low Jitter PLL With Modulation Control. Input Decoder SSEL0 SSEL1. Figure 1. Block Diagram

package and pinout temperature range Test and measurement Storage FPGA/ASIC clock generation 17 k * 3

Hardware Design Considerations

Case study for Z-Wave usage in the presence of LTE. Date CET Initials Name Justification

Features + DATAIN + REFCLK RATESEL1 CLKOUT RESET/CAL. Si DATAOUT DATAIN LOS_LVL + RATESEL1 LOL LTR SLICE_LVL RESET/CAL

Si8751/52 Data Sheet. Isolated FET Driver with Pin Control or Diode Emulator Inputs

AN114. Scope. Safety. Materials H AND SOLDERING TUTORIAL FOR FINE PITCH QFP DEVICES. Optional. Required. 5. Solder flux - liquid type in dispenser

1.6V Nanopower Comparators with/without Internal References

Description. Benefits. Low Jitter PLL With Modulation Control. Input Decoder SSEL0 SSEL1. Figure 1. Block Diagram. Rev 2.6, August 1, 2010 Page 1 of 9

Table 1. Si443x vs. Si446x DC Characteristics. Specification Si443x Si446x. Ambient Temperature 40 to 85 C 40 to 85 C

AN1057: Hitless Switching using Si534x/8x Devices

Si3402B-EVB. N ON-ISOLATED EVALUATION BOARD FOR THE Si3402B. 1. Description. 2. Si3402B Board Interface

Up to 2500 V RMS isolation 60-year life at rated working voltage Precise timing (typical)

S R EVISION D VOLTAGE- C ONTROLLED C RYSTAL O SCILLATOR ( V C X O ) 1 0 M H Z TO 1. 4 G H Z

Si597 QUAD FREQUENCY VOLTAGE-CONTROLLED CRYSTAL OSCILLATOR (VCXO) 10 TO 810 MHZ. Features. Applications. Description. Functional Block Diagram.

TS V Nanopower Comparator with Internal Reference DESCRIPTION FEATURES APPLICATIONS TYPICAL APPLICATION CIRCUIT

Si596 DUAL FREQUENCY VOLTAGE-CONTROLLED CRYSTAL OSCILLATOR (VCXO) 10 TO 810 MHZ. Features. Applications. Description. Functional Block Diagram.

Si720x Switch/Latch Hall Effect Magnetic Position Sensor Data Sheet

Using Optical Isolation Amplifiers in Power Inverters for Voltage, Current and Temperature Sensing

TSM1285. A 300ksps, Single-supply, Low-Power 12-Bit Serial-output ADC DESCRIPTION FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM

Table 1. WMCU Replacement Types. Min VDD Flash Size Max TX Power

Table 1. Summary of Measured Results. Spec Par Parameter Condition Limit Measured Margin. 3.2 (1) TX Antenna Power +10 dbm dbm 0.

ATDD (analog tune and digital display) FM/AM/SW radio Worldwide FM band support from 64 to 109 MHz with 5 default sub-bands:

3.2x5 mm packages. temperature range. Test and measurement Storage FPGA/ASIC clock generation. 17 k * 3

AN0002.0: EFM32 and EZR32 Wireless MCU Series 0 Hardware Design Considerations

Si595 R EVISION D VOLTAGE-CONTROLLED CRYSTAL OSCILLATOR (VCXO) 10 TO 810 MHZ. Features. Applications. Description. Functional Block Diagram.

AN973: Design Guide for Si8281/83 Isolated DC-DC with Internal Switch

Isolated data acquisition Test and measurement equipment. VDE certification conformity VDE (basic/reinforced insulation)

ATDD (analog tune and digital display) FM/AM/SW radio Worldwide FM band support from 64 MHz to 109 MHz with 5 default sub-bands:

Si86xxISO-EVB UG. Si86XXISO EVALUATION BOARD USER S GUIDE. 1. Introduction

Si8410/20/21 (5 kv) Si8422/23 (2.5 & 5 kv) Data Sheet

Pin Assignments VDD CLK- CLK+ (Top View)

Up to 2500 V RMS isolation 60-year life at rated working voltage Precise timing (typical)

AN435. Si4032/4432 PA MATCHING. 1. Introduction Brief Overview of Matching Procedure Summary of Matching Network Component Values

TC75S55F, TC75S55FU, TC75S55FE

Low Energy Timer. AN Application Note. Introduction

2. Design Recommendations when Using EZRadioPRO RF ICs

Not Recommended for New Design. SL28PCIe25. EProClock PCI Express Gen 2 & Gen 3 Generator. Features. Block Diagram.

Transcription:

A SIMPLE ALTERNATIVE TO ANALOG ISOLATION AMPLIFIERS 1. Introduction Analog circuits sometimes require linear (analog) signal isolation for safety, signal level shifting, and/or ground loop elimination. Linear signal isolation is typically difficult to implement, costly, and often exhibits mediocre performance. While the design community thirsts for a flexible and inexpensive linear isolator solution, it is the analog isolation amplifier (ISOamp) that most often captures the socket. ISOamps are hybridized devices that contain linear input and output circuits separated by an internal isolation barrier. ISOamps typically modulate the linear input signal and transmit the resulting digital information across the isolation barrier to a demodulator where it is converted back to analog (Figure 1). ISOamps typically employ transformers and high-voltage capacitors or optocouplers in the isolation barrier design. While ISOamps are a convenient single-package linear isolation solution, the industry's limited device offerings often force the designer to make difficult trade-offs or add external circuitry for a complete solution. In addition, transformer-based ISOamps are susceptible to signal corruption from external field interference and errors due to poor common-mode transient immunity (CMTI). Optocoupler-based ISOamp versions also often suffer from poor linearity and even worse CMTI. This application note provides insight into a robust linear isolator reference design based on the Silicon Labs Si86xx family of CMOS digital isolators. Input Input or Driver ISOLATION BARRIER Demodulator or Conditioner Figure 1. ISOamp Block Diagram Rev. 0.2 2/13 Copyright 2013 by Silicon Laboratories AN614

2. Silicon Labs ISOlinear Reference Design Overview Silicon Labs offers the ISOlinear reference design (Si86IsoLin), a simple linear isolation circuit that is enabled by the Si86xx isolator family, offering industry-leading integration, operating performance, and reliability. The Si86xx isolators are available in UL/VDE/CSA certified isolation ratings of 2.5 or 5 kv. The ISOlinear reference design architecture is shown in Figure 2. A self-oscillating pulse width modulator (PWM) converts the linear input voltage into a series of fixed-frequency, variable duty, cycle pulses in which the width of each pulse is proportional to the sampled input signal amplitude as shown in the waveform diagrams at the bottom of Figure 2. This modulated (digital) signal is passed through the CMOS digital isolator and then restored to analog format by a fourth-order analog filter. Unlike ISOamps, the ISOlinear reference design gives the designer flexibility to craft low-cost, linear isolators that meet the needs of the end application. For example, the user may elect to relax output ripple requirements to use a lower order (lower cost) output filter; or modulator performance can be enhanced if higher slew rate op-amps and/ or low-delay comparators are used, and so on. SELF-OSCILLATING MODULATOR 4 th ORDER FILTER (DEMODULATOR) V IN C INT R FB RF Si86xx Isolator R IN1 CF1 R IN2 CF2 V OUT R INT RIN R1 R2 V DD V REF V DD R REF1 V DD V SS C1 V DD C2 R REF2 t0 t1 t2 t3 t4 t5 t0 t1 t2 t3 t4 t5 Input Samples Figure 2. ISOlinear Reference Design Schematic and Operation 2 Rev. 0.2

Si8663 Figure 3. Six-Channel Linear Isolator Block Diagram In addition, a single Si86xx isolator can host multiple linear isolators by adding additional modulator/filter circuits to a multi-channel Si86xx digital isolator, as shown in Figure 3. In this example, an Si8663 six-channel digital isolator provides three forward and three reverse linear isolator channels, amortizing the isolator across all six channels. 9 Bit Version (Circuit #3) 10 Bit Version (Circuit #2) 12 Bit Version (Circuit #1) Figure 4. ISOlinear Reference Design Evaluation Board Figure 4 shows the board included in the ISOlinear reference design kit. This board contains reference design configurations for 9-bit, 10-bit, and 12-bit linear isolator performance, enabling the user to optimize isolator cost/ performance trade-offs. (For detailed circuit ISOlinear reference design schematics, see the ISOlinear Reference Design Users Guide available for download at www.silabs.com/isolation.) Rev. 0.2 3

Figure 5 shows total harmonic distortion and nonlinearity measurements from the evaluation board of Figure 4. Waveform A shows the ISOlinear input and output oscilloscope waveforms. The FFT of waveform A reveals a total harmonic distortion (THD) of 0.096% (waveform B). The performance of this design rounds to 12-bit performance with 0.125% nonlinearity. (Note: for more information about the ISOlinear Reference Design, please see application note AN559: Isolating Analog Signals Using the Si86xx CMOS Isolator Family. This application note provides detailed technical information for modifying the stock ISOlinear reference design, including modulator and filter design equations, design guidelines and more. The ISOlinear Reference Design Kit (Si86IsoLin)is available for purchase at www.silabs.com/isolation.) Input FFT A 0.096% THD 0.125% Nonlinearity Linearity B 2.85 2.75 Vout (V) 2.65 2.55 2.45 2.35 C 2.25-0.25-0.2-0.15-0.1-0.05 0 0.05 0.1 0.15 0.2 0.25 Vin (V) Figure 5. ISOlinear Reference Design Performance Example Table 1 compares the ISOlinear reference design performance against several commercially-available ISOamps. The ISOlinear reference designs offer higher signal-to-noise (sans the 9-bit version); higher CMTI, greater isolation rating flexibility and lower cost compared to competing ISOamps. (Note: a higher cost, faster comparator can be used to reduce nonlinearity to less than 0.1%.) 4 Rev. 0.2

Table 1. ISOlinear vs. Analog Isolation lifiers Device SNR (db) BW (khz) Linearity Isolation Rating (kv) CMTI (kv/µs) Price at 1 ku ($) Silicon Labs ISOlinear (12-Bit Reference Design) Silicon Labs ISOlinear (10-Bit Reference Design) Silicon Labs ISOlinear (9-Bit Reference Design) 71.8 100 0.125 2.5 or 5.0 35 (min), 50 (typ) 62 250 0.125 2.5 or 5.0 35 (min), 50 (typ) 50.8 500 0.125 2.5 or 5.0 35 (min), 50 (typ) 2.50 to 3.50 2.00 to 2.50 1.75 to 2.25 Avago HCPL-7840 Not Specified 100 0.1 2.5 15 3.05 Avago ACPL-790 60 200 0.05 5.0 15 6.63 Avago ACPL-780 Not Specified 100 0.004 5.0 15 7.30 Avago ACPL-C79A 60 200 0.05 5.0 15 10.00 Avago ACPL-C790 ( ) 60 200 0.05 5.0 15 4.65 TI ISO-124 Not Specified 50 0.01 1.5 Not Specified 8.30 ADIAD202 Not Specified 5 0.05 1.0 Not Specified 29.82 Rev. 0.2 5

3. Application Examples The electrocardiograph (ECG) application shown in Figure 6 requires safety isolation to protect the patient from dangerous leakage currents. Medical applications of this type typically use conductive gels at sensor sites, which lower human body impedance to the extent that a few milliamps of leakage current can cause injury or death. To mitigate this issue, ECGs typically have multiple stages of isolation to prevent downstream leakage current from flowing into the patient. The ECG of Figure 6 shows the patient connected to an instrumentation amplifier powered by a low-current floating supply, V1. The ISOlinear circuit (shown as a functional block in the center of the diagram) galvanically isolates the instrumentation amplifier input side from potential down-stream leakage currents generated by the voltage source, V2. The lower voltage, higher-current DSP circuit is also isolated from the ADC/ filter circuit by a separate Si86xx digital isolator, again to ensure no leakage current paths into the ECG inputs. V2 ISOlinear Reference Design V3 Instrumentation lifier Si86xx Isolator Demodulator (s) ADC Si86xx Isolator To DSP V1 Right Leg Driver FG FG Figure 6. ECG (Safety Isolation) Application 6 Rev. 0.2

BLACK Single-Phase AC Line WHITE R2 R3 1.5V ISOlinear Ref Design C1 R1 R5 R4 INPUT ISOLATION Demodulator OUTPUT 3.3V Mixed-Signal Circuits R12 D1 R13 C4 U2 3.0V LDO C5 R14 1.5V R15 VDDA GNDA VDDB GNDB 3.3V Side Bias Supply +1,000V Common Mode Transient 1,000V Figure 7. AC Line Current Monitor (Safety Isolation and Level Shift) Application Figure 7 shows an ac line current monitor that demonstrates both safety isolation and level shifting. Safety isolation galvanically isolates the 110 VAC line from the low-voltage, ground-based circuits. This circuit uses resistive shunt R1 to sense ac current. The high-voltage interface circuit is referenced to the ac neutral (white) wire in a two-wire (non-earth grounded) single-phase ac service. ISOlinear input-side bias voltage is line-derived and uses a 3 V linear regulator. The low-voltage output-side circuits are biased by a ground-referenced supply. Because there is no earth ground in this system, an ac line perturbation can potentially cause high voltage to appear on the neutral (white) wire. This elevated neutral line common-mode voltage is rejected by the Si86xx isolator's high CMTI of 35 kv/µs minimum, 50 kv/µs typical. For more isolated level shifting application examples, see Silicon Labs Application Note AN598: High-Speed Level Shifting Using Si8xxx Isolators. Figure 8 shows a common ground loop in the transmission path of two linear circuits (a common scenario in test and measurement, audio and other applications that use cable interconnects). The ground loop in the top diagram circulates between the connector grounds while parasitic inductance (Z) causes ringing that generates output noise. The bottom circuit of Figure 8 inserts the ISOlinear circuit between the signal source and receiver, breaking the ground loop and dramatically reducing the local ground path lengths and associated parasitic inductance. Rev. 0.2 7

VDD1 VDD2 Connector Cable Connector Signal Source Ground Loop Signal Receiver Noisy Signal Z VDD1 VDD2 ISOlinear Reference Design Signal Source IN GND1 Si86xx Isolator Demodulator OUT GND2 Signal Receiver Clean Signal Figure 8. Ground Loop Elimination Circuit 8 Rev. 0.2

4. Summary Many analog systems require isolation to provide safety, level shifting or to mitigate ground noise. ISOamps are a common but expensive solution that lack flexibility and force the designer to compromise and/or add supplemental circuitry to a design. Silicon Labs' ISOlinear reference design (Si86IsoLin-EVB) offers a lower-cost, more flexible linear isolation solution. This design is enabled by the Silicon Labs Si86xx industry-leading digital isolator and requires only four operational amplifiers and some passive components in addition to the isolator. The ISOlinear reference design benefits the user with a robust, competitive solution and the opportunity to create an optimum solution for the application at hand at a fraction of the price of an ISOamp. 4.1. Related Documents AN559: Isolating Analog Signals Using the Si86xx CMOS Isolator Family, Silicon Labs, 2011 ISOlinear Users Guide, Silicon Labs, 2011 AN598: High-Speed Level Shifting Using Si8xxx Isolators Rev. 0.2 9

Smart. Connected. Energy-Friendly Products Quality www.silabs.com/products www.silabs.com/quality Support and Community community.silabs.com Disclaimer Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific written consent of Silicon Laboratories. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons. Trademark Information Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations thereof, "the world s most energy friendly microcontrollers", Ember, EZLink, EZMac, EZRadio, EZRadioPRO, DSPLL, ISOmodem, Precision32, ProSLIC, SiPHY, USBXpress and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders. Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA http://www.silabs.com