Current Source/Sinks

Similar documents
Current Mirrors. Current Source and Sink, Small Signal and Large Signal Analysis of MOS. Knowledge of Various kinds of Current Mirrors

EECS3611 Analog Integrated Circuit Design. Lecture 3. Current Source and Current Mirror

Chapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier

Differential Amplifiers/Demo

ECEN 474/704 Lab 6: Differential Pairs

Experiment 10 Current Sources and Voltage Sources

Current Mirrors. Basic BJT Current Mirror. Current mirrors are basic building blocks of analog design. Figure shows the basic NPN current mirror.

ES 330 Electronics II Homework # 2 (Fall 2016 Due Wednesday, September 7, 2016)

L02 Operational Amplifiers Applications 1

CMOS Cascode Transconductance Amplifier

444 Index. F Fermi potential, 146 FGMOS transistor, 20 23, 57, 83, 84, 98, 205, 208, 213, 215, 216, 241, 242, 251, 280, 311, 318, 332, 354, 407

Analysis and Design of Analog Integrated Circuits Lecture 6. Current Mirrors

SKEL 4283 Analog CMOS IC Design Current Mirrors

Current Mirrors & Current steering Circuits:

Radivoje Đurić, 2015, Analogna Integrisana Kola 1

DC Coupling: General Trends

Lecture 13. Biasing and Loading Single Stage FET Amplifiers. The Building Blocks of Analog Circuits - III

Lecture 240 Cascode Op Amps (3/28/10) Page 240-1

Basic Circuits. Current Mirror, Gain stage, Source Follower, Cascode, Differential Pair,

INTRODUCTION TO ELECTRONICS EHB 222E

ES250: Electrical Science. HW6: The Operational Amplifier

ECE315 / ECE515 Lecture 9 Date:

Chapter 4. CMOS Cascode Amplifiers. 4.1 Introduction. 4.2 CMOS Cascode Amplifiers

CHAPTER 8 DIFFERENTIAL AND MULTISTAGE AMPLIFIERS

IN RECENT years, low-dropout linear regulators (LDOs) are

The Differential Amplifier. BJT Differential Pair

Gechstudentszone.wordpress.com

Exam Below are two schematics of current sources implemented with MOSFETs. Which current source has the best compliance voltage?

Chapter 4: Differential Amplifiers

Microelectronic Circuits II. Ch 10 : Operational-Amplifier Circuits

Operational amplifiers

LECTURE 19 DIFFERENTIAL AMPLIFIER

ECE 340 Lecture 40 : MOSFET I

ES 330 Electronics II Homework # 6 Soltuions (Fall 2016 Due Wednesday, October 26, 2016)

Analog Integrated Circuit Design Exercise 1

Electronics Prof. D. C. Dube Department of Physics Indian Institute of Technology, Delhi

LM125 Precision Dual Tracking Regulator

Applied Electronics II

Frequently Asked Questions

ENEE307 Lab 7 MOS Transistors 2: Small Signal Amplifiers and Digital Circuits

Chapter 7 Building Blocks of Integrated Circuit Amplifiers: Part D: Advanced Current Mirrors

CMOS Analog VLSI Design Prof. A N Chandorkar Department of Electrical Engineering Indian Institute of Technology, Bombay

ECE315 / ECE515 Lecture 7 Date:

Current Supply Topology. CMOS Cascode Transconductance Amplifier. Basic topology. p-channel cascode current supply is an obvious solution

HIGH GAIN, HIGH BANDWIDTH AND LOW POWER FOLDED CASCODE OTA WITH SELF CASCODE AND DTMOS TECHNIQUE

Radivoje Đurić, 2015, Analogna Integrisana Kola 1

55:041 Electronic Circuits The University of Iowa Fall Exam 3. Question 1 Unless stated otherwise, each question below is 1 point.

Lecture 030 ECE4430 Review III (1/9/04) Page 030-1

SCRIPT. Voltage Dividers

CHAPTER 3. Instrumentation Amplifier (IA) Background. 3.1 Introduction. 3.2 Instrumentation Amplifier Architecture and Configurations

Full Paper ACEEE Int. J. on Control System and Instrumentation, Vol. 4, No. 2, June 2013

Experiment #6 MOSFET Dynamic circuits

LOW VOLTAGE / LOW POWER RAIL-TO-RAIL CMOS OPERATIONAL AMPLIFIER FOR PORTABLE ECG

A CMOS Low-Voltage, High-Gain Op-Amp

Dynamic range of low-voltage cascode current mirrors

Homework Assignment 06

Chapter 8 Differential and Multistage Amplifiers

Design and Analysis of High Gain Differential Amplifier Using Various Topologies

Keywords - Analog Multiplier, Four-Quadrant, FVF Differential Structure, Source Follower.

Common-source Amplifiers

LM125 Precision Dual Tracking Regulator

Design of a High Speed Mixed Signal CMOS Mutliplying Circuit

DC Bias. Graphical Analysis. Script

Chapter 11. Differential Amplifier Circuits

Circuit Seed Overview

Expanded Answer: Transistor Amplifier Problem in January/February 2008 Morseman Column

(Refer Slide Time: 2:29)

Improving Amplifier Voltage Gain

Current Mirrors. Prof. Tai-Haur Kuo, EE, NCKU, Tainan City, Taiwan 4-1

Microelectronics Exercises of Topic 5 ICT Systems Engineering EPSEM - UPC

What is the typical voltage gain of the basic two stage CMOS opamp we studied? (i) 20dB (ii) 40dB (iii) 80dB (iv) 100dB

SG2525A SG3525A REGULATING PULSE WIDTH MODULATORS

3-Stage Transimpedance Amplifier

Index. Small-Signal Models, 14 saturation current, 3, 5 Transistor Cutoff Frequency, 18 transconductance, 16, 22 transit time, 10

Unit 5 - Operational Amplifiers

EE301 Electronics I , Fall

Design and Implementation of Current-Mode Multiplier/Divider Circuits in Analog Processing

F9 Differential and Multistage Amplifiers

High Voltage Operational Amplifiers in SOI Technology

Lecture 34: Designing amplifiers, biasing, frequency response. Context

Advanced Operational Amplifiers

Design of a Folded Cascode Operational Amplifier in a 1.2 Micron Silicon-Carbide CMOS Process

ECE 255, MOSFET Amplifiers

Experiment #7 MOSFET Dynamic Circuits II

Radivoje Đurić, 2015, Analogna Integrisana Kola 1

Chapter 12 Opertational Amplifier Circuits

Common-Source Amplifiers

Lecture 14. FET Current and Voltage Sources and Current Mirrors. The Building Blocks of Analog Circuits - IV

An accurate track-and-latch comparator

ECEN 325 Lab 11: MOSFET Amplifier Configurations

EE5310/EE3002: Analog Circuits. on 18th Sep. 2014

Analysis and Design of Analog Integrated Circuits Lecture 8. Cascode Techniques

Building Blocks of Integrated-Circuit Amplifiers

INTEGRATED CIRCUITS. AN179 Circuit description of the NE Dec

INF3410 Fall Book Chapter 3: Basic Current Mirrors and Single-Stage Amplifiers

ECE 255, MOSFET Basic Configurations

LOW POWER FOLDED CASCODE OTA

Chapter 3: Operational Amplifiers

Basic distortion definitions

EEE225: Analogue and Digital Electronics

Transcription:

Motivation Current Source/Sinks Biasing is a very important step in MOS based analog design. A current sink and current source are two terminal components whose current at any instant of time is independent of the voltage across their terminals. These current sink and source are widely used for Biasing the MOS transistors for a particular functionality. It is therefore essential to learn about these components. The other components which are used for biasing are current mirrors and differential amplifiers. Prerequisites Small Signal and Large Signal Analysis, MOS Physics Learning Outcome Various types of Current Source and Sink. Parameters and Characteristics of various sources and sinks Limitations and Advantages of Current Source and Sinks. How to design a Current SOurce and Sink based on given specifications Suggested Time 7 hours

Animation Fig1_currsoursink.swf (For your convenience you can get them inside Self Learning Quadrant) Simple Current Sink The current of a current sink or source flows from the positive n ode, through current sink or source, to the negative node. A current sink typically has the negative node at and the current source has the positive node at. Figure 1(a) shows the MOS implementation of a cuurent sink. The gate is taken to whatever voltage is necessary to create the desired value of current. Voltage divider can be used to provide this voltage. We note that in the non-saturation region the MOS device is not a good current source. In fact, the voltage across the current sink must be larger than in order for the current sink to perform properly. For Figure 1(a) this means that If the gate-source voltage is held constant, then the large-signal characteristics of the MOS transistor are given by the output characteristics like the one shown in Figure 1(b). If the source and bulk both connected to ground, then the small signal output resistance is given by If the source and bulk are not connected to the same potential, the characteristics will not change as long as is a constant.

Figure 1(a) Current sink (b) Current-voltage characteristics of (a) Simple current source Figure 2(a) shows an implementation of a current source using a p- channel transistor. Again, the gate is taken to a constant potential as is the source. With the definition of and of the source shown in Figure 2(a), the large signal I-V characteristic is shown in Figure 2(b). The small-signal output resistance of the current source is given by the Equation (2). The source-drain voltage must be larger than for this current source to work properly. This current source only works for the values of given by

Figure 2(a) Current Source (b) Current-voltage characteristics of (a) Cascode Current Source/Sink The advantage of the current sink and source of Figures 1(a) and 2(a) is theri simplicity. However, there are two areas in which their performance may need to be improved for certain applications.one improvement is to increase the small-signal output resistance-resulting in a more constant current over the range of values. The second is to reduce the value of, thus allowing a larger range of over which the current sink/source works properly. We shall illustrate methods to improve both areas of performance. Analysis of Cascode Current Source/Sink (a) Increasing Small-signal output resistance First, the small-signal output resistance can be increased using the principle illustrated in Figure 3(a). This principle uses the common-gate configuration to multiply the source resistance r by the approximate voltage gain of the common gate configuration with and infinite load

resistance. The exact small-signal output resistance calculated from the small-signal model of Figure 3(b) as can be where and. Figure 3(a) Technique for increasing the output resistance of a resistor r (b)small signal model of circuit in (a) Figure 4(a)Circuit for increasing of a current sink (b) Small signal model of circuit in (a)

The above principle is implemented in Figure 4(a), where the output resistance ( ) of the current sink of Figure 1(a) should be increased by the common-gate voltage gain of M2. To verify the principle, the smallsignal output resistance of the cascode current sink of Figure 4(a) will be calculated using the model of Figure 4(b). Since and, summing the currents at the output node gives Since, we can solve for as Typically, is greater than unity so that Equation (6) simplifies to We see that the small-signal output resistance of the current sink of Figure 4(a) is increased by the factor of. (b) Reducing The other performance limitation of the simple current sink/source was the fact that the constant output current could not be obtained for all values of. This was illustrated in Figures 1 and 2. While this problem may not be serious in simple current source/sink, it becomes more severe in the cascode current sink/source configuration that was used to increase small signal output resistance. It therefore becomes necessary to examine methods of reducing the value of. Obviously, can be reduced by increasing the value of W/L and adjusting the gate-source voltage to get the same output current. However, another method that works well for the cascode currentsink/source configuration will be presented. We must introduce an important principle used in biasing MOS devices before showing the method of reducing of the cascode current sink/source. This principle can best be illustrated by considering two

MOS devices, M1 and M2. Assume that the applied dc gate-source voltage can be divided into two parts, given as where is that part of which is in excess of the threshold voltage,. This definition allows us to express the minimum value of for which the device will remain in saturation as Thus, can be thought of as the minimum drain-source voltage for which the device remains saturated. In saturation, the drain current can be written as The principle to be illustrated is based on Equation (10). If the currents of two MOS devices are equal (because they are in series), then the following relationship holds: If both MOS transistors are of the same type, then Equation (11) reduces to or The principle above can also be used to define a relationship between the current and W/L ratios. If the gate-source voltages of two similar MOS devices are equal (because they are physically connected), then is equal to. From Equation (10) we can write

Consider the cascode current sink of Figure 5(a). Our objective is to use the above principle to reduce the value of. If we ignore the bulk effects on M2 and M4 and assume that M1, M2, M3 and M4 are all matched with identical W/L ratios, then the gate-source voltage of each transistor can be expressed as as shown in Figure 5(a). At the gate of M2 we see that the voltage with respect to the lower power supply is. In order to maintain current-sink/source operation, it will be assumed that M1 and M2 must have at least a voltage of as given in Equation (9). In order to find of Figure 5(a) we can write Since, substituting this value into Equation (15) gives The current-voltage characteristics of Figure 5(a) are illustrated in Figure 5(b), where the value of of Equation (16) is shown. Figure 5(a)StandardCascode current sink (b) Output characteristics of circuit in (a)

High Swing Cascode of Equation (16) is dropped across both M1 and M2. The drop across M2 is while the drop across M1 is. From the results of Equation (9), this implies that of Figure 5 could be reduced by and still keep both M1 and M2 in saturation. Figure 6(a) shows how this can be accomplished. The W/L ratio of M4 is made onequarter of the identical W/L ratios of M1 through M3. This causes the gate-source voltage across M4 to be rather than. Consequently, the voltage at the gate of M2 is now. Substituting this value into Equation (15) gives The resulting current-voltage relationship is shown in Figure 6(b). It can be seen that a voltage of is across both M1 and M2, giving the lowest value of and still keeping both M1 and M2 in saturation. Using this approach and increasing the W/L ratios will result in minimum values of. Figure 6(a) High-swing cascode (b)output characteristics of circuit in (a).

Improved High-swing cascode A problem exists with the circuit in Figure (6). The of M1 and the of M3 are not equal. Therefore, the current will not be an accurate replica of due to channel length modulation as well as drain-induced threshold shift. If precise mirroring of the current to is desired, a slight modification of the circuit of Figure (6) will minimize this problem. Figure (7) illustrates this fix. An additional transistor, M5, is added in series with M3 so as to force the drain voltages of M3 and M1 to be equal, thus eliminating any error due to channel length modulation and drain-induced threshold shift. Figure 7. Improved high-swing cascode When power dissipation must be kept at a minimum, the circuit in Figure (7) can be modified to eliminate one of the currents. Figure (8) illustrates a self-biased cascode current source that requires only one reference current.

Figure 8. Self-biased high-swing cascode current source