Application Note. Signal Integrity Modeling. SCSI Connector and Cable Modeling from TDR Measurements

Similar documents
Electronic Package Failure Analysis Using TDR

Characterization and Measurement Based Modeling

TDR Primer. Introduction. Single-ended TDR measurements. Application Note

Direct Rambus TM Signal Integrity Measurements 1

Custom Interconnects Fuzz Button with Hardhat Test Socket/Interposer 1.00 mm pitch

High Speed Characterization Report

Aries Kapton CSP socket

High Speed Competitive Comparison Report. Samtec MMCX-J-P-H-ST-TH1 Mated With MMCX-P-P-H-ST-TH1 Competitor A (Mated Set) Competitor B (Mated Set)

Hideo Okawara s Mixed Signal Lecture Series. DSP-Based Testing Fundamentals 37 F-matrix Simulation TDR

High Speed Characterization Report

Choosing Signal Integrity Measurement or Frequency Domain?

High Speed Characterization Report

Improving TDR/TDT Measurements Using Normalization Application Note

Aries QFP microstrip socket

High Speed Characterization Report

High Data Rate Characterization Report

High Data Rate Characterization Report

High Data Rate Characterization Report

Design and experimental realization of the chirped microstrip line

DesignCon Design of Gb/s Interconnect for High-bandwidth FPGAs. Sherri Azgomi, Altera Corporation

Validation & Analysis of Complex Serial Bus Link Models

High Speed Characterization Report

Taking the Mystery out of Signal Integrity

High Data Rate Characterization Report

The data rates of today s highspeed

High Speed Characterization Report

TDR Impedance Measurements: A Foundation for Signal Integrity

High Speed Characterization Report

EM Analysis of RFIC Transmission Lines

High Speed Digital Systems Require Advanced Probing Techniques for Logic Analyzer Debug

Characterization Methodology for High Density Microwave Fixtures. Dr. Brock J. LaMeres, Montana State University

Probe Card Characterization in Time and Frequency Domain

Probing Techniques for Signal Performance Measurements in High Data Rate Testing

Measuring PCB, Cable and Interconnect Impedance, Dielectric Constants, Velocity Factor, and Lengths

Logic Analyzer Probing Techniques for High-Speed Digital Systems

Serial ATA International Organization

Tektronix Inc. DisplayPort Standard. Revision Tektronix MOI for Cable Tests (DSA8200 based sampling instrument with IConnect software)

Agilent Introduction to the Fixture Simulator Function of the ENA Series RF Network Analyzers: Network De-embedding/Embedding and Balanced Measurement

Bill Ham Martin Ogbuokiri. This clause specifies the electrical performance requirements for shielded and unshielded cables.

Utilizing TDR and VNA Data to Develop 4-port Frequency Dependent Models

if the conductance is set to zero, the equation can be written as following t 2 (4)

Measurement of Laddering Wave in Lossy Serpentine Delay Line

A Technical Discussion of TDR Techniques, S-parameters, RF Sockets, and Probing Techniques for High Speed Serial Data Designs

The Challenges of Differential Bus Design

Relationship Between Signal Integrity and EMC

PDN Probes. P2100A/P2101A Data Sheet. 1-Port and 2-Port 50 ohm Passive Probes

Aries Kapton CSP socket Cycling test

Application of Launch Point Extrapolation Technique to Measure Characteristic Impedance of High Frequency Cables with TDR

The Three Most Confusing Topics in Signal Integrity

T est POST OFFICE BOX 1927 CUPERTINO, CA TEL E P H ONE (408) FAX (408) ARIES ELECTRONICS

OMNETICS CONNECTOR CORPORATION PART I - INTRODUCTION

Modelling electromagnetic field coupling from an ESD gun to an IC

VLSI is scaling faster than number of interface pins

EE2210 Laboratory Project 1 Fall 2013 Function Generator and Oscilloscope

Aries CSP microstrip socket Cycling test

Aries Center probe CSP socket Cycling test

DC/DC Converter. Conducted Emission. CST COMPUTER SIMULATION TECHNOLOGY

Signal and Noise Measurement Techniques Using Magnetic Field Probes

Keysight Technologies Signal Integrity Tips and Techniques Using TDR, VNA and Modeling

Time Domain Reflectometry (TDR) and Time Domain Transmission (TDT) Measurement Fundamentals

The Practical Limitations of S Parameter Measurements and the Impact on Time- Domain Simulations of High Speed Interconnects

RLC Frequency Response

Experiment No. 6 Pre-Lab Transmission Lines and Time Domain Reflectometry

Signal Integrity Tips and Techniques Using TDR, VNA and Modeling. Russ Kramer O.J. Danzy

Lab 1: Pulse Propagation and Dispersion

Agilent Time Domain Analysis Using a Network Analyzer

Accurately Modeling Transmission Line Behavior with an LC Network-based Approach

AC Measurements with the Agilent 54622D Oscilloscope

Analysis of Laddering Wave in Double Layer Serpentine Delay Line

Keysight Technologies High Precision Time Domain Reflectometry (TDR) Application Note

Charge Recovery Measurements with TLP

High Speed Digital Systems Require Advanced Probing Techniques for Logic Analyzer Debug

Design Guide for High-Speed Controlled Impedance Circuit Boards

High Speed Characterization Report

Design of Microstrip Coupled Line Bandpass Filter Using Synthesis Technique

FIBRE CHANNEL CONSORTIUM

Texas Instruments DisplayPort Design Guide

Todd H. Hubing Michelin Professor of Vehicular Electronics Clemson University

AUTOMOTIVE ETHERNET CONSORTIUM

Evaluation of Package Properties for RF BJTs

High Speed Characterization Report

Time-Domain Response of Agilent InfiniiMax Probes and Series Infiniium Oscilloscopes

Step Response of RC Circuits

Limitations And Accuracies Of Time And Frequency Domain Analysis Of Physical Layer Devices

MIL-STD-883E METHOD 3024 SIMULTANEOUS SWITCHING NOISE MEASUREMENTS FOR DIGITAL MICROELECTRONIC DEVICES

40 AND 100 GIGABIT ETHERNET CONSORTIUM

DesignCon 2003 High-Performance System Design Conference (HP3-5)

University of Pennsylvania Department of Electrical and Systems Engineering ESE319

High Speed Characterization Report

Digital Systems Power, Speed and Packages II CMPE 650

DEVELOPMENT OF TIME DOMAIN CHARACTERIZATION METHODS FOR PACKAGING STRUCTURES. A Thesis Presented to The Academic Faculty by Sreemala Pannala

Making sense of electrical signals

A Simplified QFN Package Characterization Technique

Characterization of Balanced Digital Components and Communication Paths

Advanced Signal Integrity Measurements of High- Speed Differential Channels

Design of a current probe for measuring ball-gridarray packaged devices

Effective Routing of Multiple Loads

ECE3204 D2015 Lab 1. See suggested breadboard configuration on following page!

EE290C - Spring 2004 Advanced Topics in Circuit Design

LABORATORY 4. Palomar College ENGR210 Spring 2017 ASSIGNED: 3/21/17

Transcription:

Application Note SCSI Connector and Cable Modeling from TDR Measurements Signal Integrity Modeling SCSI Connector and Cable Modeling from TDR Measurements Dima Smolyansky TDA Systems, Inc. http://www.tdasystems.com Presented at SCSI Signal Modeling Study Group Rochester, MN, December 1, 1999 Goal: create SPICE models to predict connector/cable performance Model required range of validity is defined by a greater of signal rise time: f bw.35 / t rise signal clock rate: f bw (3~5) f clock It may be desired to extend the required range of model validity beyond f bw The author would like to thank Jonathan Fasig of Western Digital Corporation for providing device samples, fixtures and other assistance. Outline Interconnect Modeling Methodology Single-Ended TDR Modeling Differential TDR Modeling Our goal is to obtain a SPICE model that will enable us to predict the SCSI cable/connector assembly performance. Currently, differential SCSI signals run at about 1ns rise time, whereas the single-ended signals are typically limited to 3 ns rise time. We will validate our models with 1ps rise time; if our models are valid to 1ps, they will perform excellently at 1ns. Clearly, if we can ignore the signal integrity issues in interconnects, life will be easy. However, if we cannot ignore these issues, we need to model the interconnects and to include the interconnect models in simulations. In addition, it is important to remember that the model must be valid within a certain frequency range, as defined by the signals in the digital system. In this presentation, we will discuss an interconnect modeling methodology based on TDR measurements, and illustrate it on a sample of SCSI flat ribbon cable with IDC connectors. Both single ended and differential measurements and modeling results will be presented.

Measurement Based Approach IConnect Modeling Process Component Measure Measurements Component SPICE Model Model Simulate Component Redesign Fine-Tune the Model Component Simulations Compare and erify Model Compare and erify System Layout System Simulations Measure and acquire Process data Extract model Simulate, compare and verify The measurement-based approach described here employs the Measure-Model-erify philosophy. A prototype is measured using TDR techniques, and based on the acquired data, an equivalent circuit model is created. The model is verified through simulation, with the same excitation and termination used for simulation and measurement. The simulated and measured waveforms are then compared and the model is verified and adjusted if necessary. This measurement-based approach does not contradict with the design approach that utilizes analytical tools, such as electromagnetic field solvers. If the component design was based on an electromagnetic field solver analysis, a prototype must still be fabricated. At this point, the prototype must be carefully characterized and accurate models for the prototype generated. The Measure- Model-erify approach, again in this case, can be used in order to ease the modeling work and create an accurate prototype model from measurements. If the measurement-based model differs from the original analytical model, then the difference between assumptions in the field solver and the measurement reality must be reconciled and the model representing the prototype, as it will be used in the actual system, must be defined. Here is the Measure-Model-erify modeling process that we advocate. It is fully implemented in TDA Systems IConnect software. Outline Interconnect Modeling Methodology Single-Ended TDR Modeling Differential TDR Modeling TDR Oscilloscope Front Panel TDR Block Diagram incident Cable:, td 5 Ω 5 Ω then incident ½ reflected DUT: DUT termination Note: TD may actually be implemented as a Norton equivalent current source Time Domain Reflectometry measurements have always been the measurement approach of choice for board characterization work. Based on TDR measurements, a circuit board designer can 2

determine characteristic impedances of board traces, compute accurate models for board components, and predict board performance more accurately. In a simple TDR setup, shown on this slide, the incident waveform amplitude at the Device Under Test (DUT) is typically half the original stimulus amplitude at the TD. The smaller DUT incident waveform amplitude is due to the resistive divider effect between the 5 Ω resistance of the source and 5 Ω impedance of the coaxial cables connecting the TDR sampling head and the DUT. The impedance of the board trace can be determined from the waveform measured by the TDR oscilloscope, measured, which is the superposition of the incident waveform at the DUT and the reflected one, offset by 2 electrical lengths of the cable interconnecting the oscilloscope TDR sampling head to the DUT. TDR isual Representation Inductance and Capacitance Analysis ½ ½ ½ ½ Shunt C discontinuity Series L discontinuity L-C discontinuity C-L-C discontinuity TDR users have used this visual analysis for years. The same analysis can be applied not only qualitatively, but also quantitatively. Differential TDR irtual ground plane Even and mode measurements Open circuit load / ( load + ) load > Cable:, td ½ Matched load Short circuit ½ load < TDR Oscilloscope Front Panel DUT: irtual ground incident reflected DUT Cable:, td isually, TDR waveform for an open circuit termination will reach the full amplitude of the original TDR step after 2 roundtrip delays from the TDR sampling head to the open termination. Short termination will be represented by a waveform that goes to, whereas a matching termination (5 Ohm) will stay at half the initial step voltage. Impedances with values that are between open and 5 Ohm, and 5 Ohm and short ( Ohm) will be represented accordingly. One immediately notices that there is more resolution for computing termination values between short ( Ohm) and 5 Ohm than there is between 5 Ohm and open. Differential TDR measurements can come in handy when it is difficult to achieve good reference to a ground plane, or when a differential line analysis must be performed. A virtual ground plane, created by two TDs of opposite polarity, arriving simultaneously at a device under test with clear symmetry, helps achieve the desired measurement results. 3

REQ: Acquire Waveforms Short IConnect computes the true impedance profile for the DUT based on the DUT TDR waveform and the reference step waveform. The computed impedance profile is partitioned into segments, and appropriate topologies are selected for each segment (transmission line, LC, CL, LCL etc.). The software automatically computes the values for each topology. Open Single_req Model Listing First, we acquire the Device Under Test (DUT) TDR waveform on channel 1 of the TDR oscilloscope, into IConnect waveform viewer, with only channel 1 TDR stimulus being turned on. Reference short and open waveforms, as well as reference 5 Ohm termination, are acquired under the same conditions. Having acquired the TDR waveforms, we notice that the reference short waveform (short.wfm) has ringing, which can cause problems with the consecutive computation of the impedance profile. Because of that, we may want to use reference open to compute the impedance profile, since in this case the quality of the reference short may not be sufficient. Reference short also includes some of the cable connector effects in the reference waveform, which may not be desirable. We want to be able to model these connector effects, not remove them from the modeling session but including them into the reference waveform. Connector Cable ****** Partition #1 l1 1 4 3.54n ****** Partition #2 c1 4 3 1p l2 4 5 1n ****** Partition #3 t1 5 3 6 3 8.5 TD1.41n ****** Partition #4 t2 6 3 2 3 65.5 TD143p Once the model is saved, IConnect outputs a SPICE listing that can be directly used in simulations. Composite Model Generation Termination can be handy to correct for some imperfections in the fixturing. However, in many cases it may actually hurt rather than help the measurement due to insufficient measurement repeatability. Partition Impedance Profile and Create a Model The model can then be verified using an integrated interface to SPICE. The extracted model is complemented with a piecewise linear source that accurately represents the TDR oscilloscope incident step waveform during the simulation, and the same termination as was used during the measurement. The resulting IConnect composite model for the DUT can be simulated using an integrated interface to a SPICE simulator. 4

Create Piecewise Linear Source User Rise Time Filtering to Achieve Simple Models Piecewise linear model for the TD is based on reference step waveform (open in this case). Simulate and erify To ensure that the model is no more complex than required, simulated and measured data are filtered with 1ps rise time filter. The discrepancies between the model and simulation are almost gone. No more refinement is required to the model, and the model should perform satisfactorily at 1ps or slower rise time. Correlation to Physical Structure PCB section Cable section Partition 1 Partition 2 After the model is simulated, the simulated data is returned into IConnect software waveform viewer and can be easily compared to the measurement data. Since our stimulus and termination conditions are the same for the simulation and measurement, the only discrepancy is due to the computed model, which can be easily adjusted to correct for these discrepancies. It is important to see if the extracted model makes sense when compared to the physical device geometry. In this case, the deduced correlation to the IDC connector geometry is shown on the cable section of the connector. The mating PCB section of the connector is included in this mental analysis. 5

Outline Interconnect Modeling Methodology Single-Ended TDR Modeling Differential TDR Modeling polarity arriving simultaneously at a DUT interface, helps achieve the desired measurement results. We mentioned previously that TDR measurement accuracy suffers from multiple reflection effects when multiple discontinuities are involved in the measurement. The true impedance profile of the DUT can be obtained, however, through the inverse scattering algorithm discussed above. Based on the incident step and TDR response of the system, the multiple reflections can be dynamically deconvolved from the TDR response. Equalize the TDR Delay Symmetrical Coupled Line Model TD 1 Board lines TD 2 Assumptions: the lines are symmetrical TDR pulses are symmetrical TDR pulses arrive at the lines at the same time at the beginning of both lines To model differential lines on a board, a symmetric coupled line model can be used. The assumptions listed on this slide, however, must be met. Differential TDR Measurement Setup TDR Oscilloscope Front Panel incident Cable:, td reflected Cable:, td DUT, t DUT DUT, t DUT termination Watch for the symmetry in the traces rather than relative position in time First action required when performing the differential measurements is to ensure that the signals arrive at the DUT at the same time. One has to keep in mind that anything one measures on TDR oscilloscope reflects the round-trip delays and the scope acquisition offsets, and because of that it is easier to equalize the line length of the DUT measurement interface by observing the waveform shape in differential mode, rather than absolute delay. To ensure that the signals arrive to the DUT at the same time, connect a reference short in place of the DUT and vary the TDR stimulus delay, observing the waveform shape. When the signals look symmetric (the picture on the right), the goal is achieved. termination irtual ground plane Assumptions: Lines under test (DUT) are symmetrical TDR pulses are symmetrical TDR pulses arrive at the DUT at the same time Differential TDR measurements can come in handy when it is difficult to achieve a good ground plane reference, or when a differential line analysis must be performed. A virtual ground plane, created by two TDs of the same shape and opposite 6

Acquire Waveforms Create a Model Short_req.wfm Term_req.wfm Open_req.wfm Even_req.wfm Odd_req.wfm Now, we acquire the DUT TDR waveforms on channel 1 of the TDR oscilloscope, into IConnect waveform viewer, with TDR being in differential and common mode. In addition, we acquire the reference short and open waveforms in differential mode, as well as reference termination. Having acquired the TDR waveforms, we notice that the reference short waveforms (blue), again, has some ringing. Because of that, again, we will use reference open to compute the impedance profile. Single Line Impedance vs. Odd and Even Again, the impedance profiles (for both and mode waveforms) are computed in IConnect, and a model is created based on simultaneous partitions of and impedance profiles. Symmetrical Coupled Line Model, t, t - /2, t /2, t,, t, t : lineeven.wfm line.wfm lineodd.wfm directly obtained from and impedance profiles It is important to know that the impedance of single line will always be different from impedance of a single line in a differential pair when the two lines in the pair are driven with differential or common mode signals. Odd mode impedance (impedance of a single line when the pair is driven differentially, purple waveform) will always be lower than the impedance of a single line due to interaction and energy transfer between two lines, common mode impedance will always be higher. This is a simple and accurate symmetric coupled lines model obtained from and mode analysis. This model is accurate and mathematically rigorous; the only disadvantage is that you have to use 4 lines to model the coupled line structure. Recommended self test: demonstrate using basic circuit analysis techniques that this equivalent circuit will accurately propagate and mode excitation (hint: the circuit will reduce to only and only impedances in each case). 7

Practical Model Output Composite Model Generation To avoid negative in theoretical model: Theoretical model Practical model, t, t, t, t CS -2 1-2 2 CS - /2, t /2, t 1 2 /2, t /2, t To avoid the negative impedance in the theoretical model, which may not be properly simulated with an off-the-shelf SPICE simulator, the model is converted using oltage Controlled oltage Sources (CS). Effectively, the CSs invert the voltage on the transmission line in question, without affecting the current; positive current resulting from negative voltage is, effectively, producing the negative impedance effect. The model can then be verified using an integrated interface to SPICE. The extracted model is complemented with a piecewise linear source that accurately represents the TDR oscilloscope incident step waveform during the simulation, and the same termination as was used during the measurement. Simulate and erify Model Listing ****** Partition #1 l1 1 6 4n c1 6 5 71f l2 3 7 4n c2 7 5 71f c3 6 7 33.7f Connectors ****** Partition #4 t5 16 18 19 2 66 TD1.37n t6 17 18 21 2 66 TD1.37n e3 22 18 22 23 2 e4 24 2 24 25 2 Cables Even Odd k1 l1 l2 226m t7 22 23 24 25 33 TD1.37n ****** Partition #2 t1 6 8 9 1 51.4 TD43.5p t8 23 5 25 5 281 TD1.4n t2 7 8 11 1 51.4 TD43.5p e1 12 8 12 13 2 e2 14 1 14 15 2 t3 12 13 14 15 25.7 TD43.5p t4 13 5 15 5 58.5 TD44.5p ****** Partition #3 c4 9 5 423f l3 9 16 7.96n c5 11 5 423f l4 11 17 7.96n c6 9 11 643f k2 l3 l4 63m ****** Partition #5 t9 19 26 2 27 45.7 TD125p t1 21 26 4 27 45.7 TD125p e5 28 26 28 29 2 e6 3 27 3 31 2 t11 28 29 3 31 22.9 TD125p t12 29 5 31 5 28 TD14p When the model is saved, IConnect outputs the listing that represents the differential circuit discussed above. Both and mode excitation are simulated and compared to the measured data. Here, we can observe very good correlation between simulation and measurement. 8

Filter to Desired Rise Time Even Odd At the 1ps rise time, this correlation improves further. Correlation to Physical Structure: Differential PCB section Cable section Partition 1 Partition 2 Partition 3 Correlation analysis between the electrical model and the physical device geometry is given for the differential model, similarly to that analysis performed on the single-ended model. Summary and Further Work Accurate cable models are obtained Better understanding of connector geometries will improve the connector model 9

Transmission line equation reference another name used for this algorithm is dynamic deconvolution. R + jwl G + jwc L C -line Example 1 p LC L t p C t p t Differential Transmission Line L C self tot + L C m m L C self tot L + C ( Lself + Lm )( Ctot Cm ) t ( Lself Lm )( Ctot + Cm ) m m To compute the impedance profile waveform, both the incident and reflected waveforms must be known. The reflected waveform is the TDR measurement of the DUT. The incident waveform, on the other hand, can be computed in several ways. The easiest is to compute it from an acquired reference short or open waveform, where a short or open termination is connected at the interface between the instrument cables (probes) and the DUT, in place of a DUT. A short termination typically has less reactance, but an open termination can be easier to measure repeatedly. TDR Multiple Reflection Effects 1 2 3 4 transmitted1 reflected1 reflected2 t Time Direction of propagation The green (upper) waveform is the DUT TDR waveform; by observing this waveform alone, one could conclude that it represents a series of transmission lines of different impedance, going through multiple discontinuities on the board. The reality is, however, that there is only one nominally 25 Ohm line involved, surrounded by two very short 5 Ohm lines, and terminated at the far end with an open. The true impedance profile (blue waveform), computed by TDA Systems IConnect software automatically, immediately shows the correct impedance profile of the DUT structure; the actually impedance of the middle section is 26.9 Ohm, as displayed by a cursor impedance readout. We mentioned previously that TDR measurement accuracy suffers from the multiple reflection effects when multiple discontinuities are involved in the measurement. True impedance profile of the DUT can be obtained, however, through an inverse scattering algorithm reported by several authors. Based on the incident step and TDR response of the system, the multiple reflections can be dynamically deconvolved from TDR response; because of that, 1

L-C Even-Odd Mode Analysis for Line with Constant Impedance disregard the other. For example, in the case of differential signaling schemes, mainly the differential mode is excited. Therefore, one can assume that t mutual t and simplify the model. ( t t ) 1 L + 2 L m 2 1 ( t t ) C t C self 1 t 2 t Differential Line Modeling Short interconnect use lumped-coupled model Long interconnect split lines in multiple segments L and C values for electrically short or lumped systems can also be easily computed from - impedance profiles. Longer yet interconnect symmetric distributed coupled line model 3-Line Symmetrical Coupled Line Model mutual To summarize, there are several options for modeling differential lines, which are outlined above. m 2 Note:! assume: t t! Alternatively, for differential lines: t mutual t A simplified version of the same model can be used if one can assume that t t - or if one can focus on one of the two modes of propagation and TDA Systems, Inc. All Rights Reserved. 1114 SW Barbur Blvd. Suite 1, Portland, OR 97219, USA Telephone: (53) 246-2272 Fax: (53) 246-2282 E-mail: info@tdasystems.com Web site: www.tdasystems.com SCSI-1299 Data subject to change without notice. 11