Z-Dok High-Performance Docking Connector

Similar documents
MICTOR. High-Speed Stacking Connector

IEEE 802.3ae Interim Meeting - May 21st - 25th. XAUI Channel. Connector Noise Analysis - Z-Pack HM-Zd May 22, 2001

PRODUCT SPECIFICATION

QPairs QTE-DP/QSE-DP Final Inch Designs in Serial ATA Generation 1 Applications 5mm Stack Height. REVISION DATE: January 12, 2005

RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications. Revision Date: March 18, 2005

Microcircuit Electrical Issues

DP Array DPAM/DPAF Final Inch Designs in Serial ATA Generation 1 Applications 10mm Stack Height. REVISION DATE: January 11, 2005

DDR4 memory interface: Solving PCB design challenges

Q2 QMS-DP/QFS-DP Series 11 mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications. Revision Date: February 22, 2005

Z-PACK HS3 6 Row Vertical Plug to Right Angle Receptacle

TABLE OF CONTENTS. Sliver Cable Assemblies. TE Connectivity Technical Datasheet

Z-PACK HS3 10 Row Vertical Plug to Right Angle Receptacle

High Speed Characterization Report

High Speed Characterization Report

High Speed Characterization Report

PRODUCT SPECIFICATION

High Speed Characterization Report

High Speed Characterization Report

SIGNAL INTEGRITY ANALYSIS AND MODELING

High Speed Characterization Report

High Speed Characterization Report

PCB Routing Guidelines for Signal Integrity and Power Integrity

CFORTH-X2-10GB-CX4 Specifications Rev. D00A

H19- Reliable Serial Backplane Data Transmission at 10 Gb/s. January 30, 2002 Slide 1 of 24

High Speed Characterization Report

EQCD High Speed Characterization Summary

1Gbps to 12.5Gbps Passive Equalizer for Backplanes and Cables

NOT RECOMMENDED FOR NEW DESIGNS. Features. Applications. Markets

x-mgc Part Number: FCU-022M101

Application Note 5044

QUADSPLITTER AND IN-LINE QUADSPLITTER

COMMUNICATIONS, DATA, CONSUMER DIVISION. Mezzanine High-Speed High-Density Connectors GIG-ARRAY and MEG-ARRAY Electrical Performance Data

How to anticipate Signal Integrity Issues: Improve my Channel Simulation by using Electromagnetic based model

SY56216R. General Description. Features. Applications. Functional Block Diagram. Markets

3M Shielded Controlled Impedance (SCI) Latch/Eject Header 2 mm Development Kit Instructions

SV2C 28 Gbps, 8 Lane SerDes Tester

LVDS Flow Through Evaluation Boards. LVDS47/48EVK Revision 1.0

FLYOVER QSFP APPLICATION DESIGN GUIDE

STRADA Mesa Mezzanine Connectors

Matched Terminated Stub for VIA Higher Technology Bandwidth Transmission. in Line Cards and Back Planes. Printed Circuit Board Operations

The data rates of today s highspeed

Amphenol AssembleTech. Contents. SlimSAS LP Cable Assemblies. Amphenol AssembleTech Technical Datasheet

Intel 82566/82562V Layout Checklist (version 1.0)

DesignCon Design of Gb/s Interconnect for High-bandwidth FPGAs. Sherri Azgomi, Altera Corporation

Validation Report Comparison of Eye Patterns Generated By Synopsys HSPICE and the Agilent PLTS

EMC problems from Common Mode Noise on High Speed Differential Signals

LoopBack Relay. GLB363 Series. With Built-in AC Bypass Capacitors / DC LoopBack Relay

XFP BIDI Series JB1330-XFP-LC.S60. Features. Applications. Ordering information. Regulatory Compliance

HMC850LC3. High Speed Logic - SMT. Features. Typical Applications. Functional Diagram. General Description

Product Specification Quadwire FDR Parallel Active Optical Cable FCBN414QB1Cxx

Where Did My Signal Go?

LoopBack Relay. LB363 Series. With Built-in AC Bypass Capacitors. LoopBack Relay, Sensitive Coil, thru-hole with AC Bypass Capacitors

EE290C Spring Lecture 2: High-Speed Link Overview and Environment. Elad Alon Dept. of EECS

1.25Gb/s 160km DWDM SFP Transceiver (OP340GD-D ) Hot Pluggable, Duplex LC, 100GHz, DWDM DFB & APD, Single-mode, DDM

XFP Series JD1310-XFP-LC.S10. Features. Applications. Ordering information

High Speed Characterization Report

0.8mm FH, Board to Board Vertical Plug to Vertical Receptacle, 10mm Stack Height

Four-Channel Sample-and-Hold Amplifier AD684

HMC940LC4B. 13 Gbps, 1:4 FANOUT BUFFER w/ PROGRAMMABLE OUTPUT VOLTAGE. Typical Applications. Features. Functional Diagram. General Description

LVDS Owner s Manual. A General Design Guide for National s Low Voltage Differential Signaling (LVDS) Products. Moving Info with LVDS

F i n i s a r. Product Specification C.wire 120 Gb/s Parallel Active Optical Cable FCBGD10CD1Cxx

High Speed Characterization Report. Contact Plating Effects on Signal Integrity Gold on Post / Gold on Tail vs. Gold on Post / Matte Tin on Tail

HMC728LC3C HIGH SPEED LOGIC - SMT. Typical Applications. Features. Functional Diagram. General Description

Demystifying Vias in High-Speed PCB Design

SFP+ Active Copper Cable. Datasheet. Quellan Incorporated F e a t u r e s A P P L I C A T I O N S. O r d e r i n g

0.8mm FH, Board to Board Vertical Plug to Vertical Receptacle, 5mm Stack Height


Design Guide for High-Speed Controlled Impedance Circuit Boards

Equalize 10Gbase-CX4 and Copper InfiniBand Links with the MAX3983

DS80EP100 5 to 12.5 Gbps, Power-Saver Equalizer for Backplanes and Cables

Preliminary Product Overview

compu-shield sfp series

AN 766: Intel Stratix 10 Devices, High Speed Signal Interface Layout Design Guideline

CONNECTING THE PROBE TO THE TEST INSTRUMENT

SURFACE MOUNT HIGH REPEATABILITY, BROADBAND TO-5 RELAYS DPDT

HMC744LC3 HIGH SPEED DIGITAL LOGIC - SMT. Typical Applications. Features. General Description. Functional Diagram

Aries Kapton CSP socket

FIBRE CHANNEL CONSORTIUM

High Speed Characterization Report

Analog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED

AFBR-59F2Z Data Sheet Description Features Applications Transmitter Receiver Package

F i n i s a r. Product Specification Quadwire 40 Gb/s Parallel Active Optical Cable FCBG410QB1Cxx

High Speed Characterization Report

Features Gigabit Ethernet

06-011r0 Towards a SAS-2 Physical Layer Specification. Kevin Witt 11/30/2005

HMC721LP3E v Gbps, FAST RISE TIME XOR / XNOR GATE w/ PROGRAMMABLE OUTPUT VOLTAGE

Single/Dual LVDS Line Receivers with Ultra-Low Pulse Skew in SOT23

FCDB (Fibre-Channel Data Bus) & Ruggedized High Speed Solutions

Features. Applications

Eye Diagrams. EE290C Spring Most Basic Link BER. What About That Wire. Why Wouldn t You Get What You Sent?

Dual 1:5 Differential LVPECL/LVECL/HSTL Clock and Data Drivers

MHz SAW Filter

NOT RECOMMENDED FOR NEW DESIGNS

MHz SAW Filter

APSB53123xxL20. Product Features. Applications. General. 1.25Gb/s BiDi SFP Transceiver

IEEE Std 802.3ap (Amendment to IEEE Std )

TQM EVB. Not for New Designs BC14/BC1/B25 BAW Duplexer. Applications. Functional Block Diagram. Product Features. General Description

10Gb/s SFP+ Optical Transceiver Module 10GBASE-SR/SW

PRODUCT FEATURES APPLICATIONS. Pin Assignment: 1 Gigabit Long-Wavelength SFP Transceiver SFP-SX-MM

SMA - 50 Ohm Connectors

Transcription:

Z-Dok High-Performance Docking Connector Electrical Performance Report... Connector With Typical Footprint... Connector in a System Report #22GC007, Revision A May 2002 2002 Tyco Electronics, Inc., Harrisburg, Pennsylvania All Rights Reserved

The information contained herein and the models used in this analysis are applicable solely to the specified Tyco connector. Alternative connectors may be footprint-compatible, but their electrical performance may vary significantly, due to construction or material characteristics. Usage of the information, models, or analysis for any other connector is improper, and Tyco disclaims any and all liability or potential liability with respect to such usage.

Introduction Report Contents 1 General Information Overview Electrical Performance Summary Mechanical Design Summary 2 Connector With Typical Footprint Introduction Electrical Data Insertion Loss Impedance Propagation Delay Noise Routing Guide 3 Connector in a System The Test System System Performance With Connector Insertion Loss Eye Patterns Effects of Noise on System Throughput Welcome to the Z-Dok Connector Series The Z-Dok docking connector is a skewless high-speed coplanar differential signal connector with a low-profile design. With this family of connectors, Tyco Electronics continues to deliver on the commitment to innovative, leading-edge connector design for high-speed customer applications. Product Highlights The Z-Dok connector handles data rates from 6.25 to ten gigabits per second (Gbps) using standard board materials and routing methods. Z-Dok s use of the revolutionary patented Tri-Q Differential Pair Contact System supports very high data transfer rates while limiting pair-to-pair crosstalk and impedance discontinuities. In addition, Z-Dok is a skewless connector. Leading-edge connection standards supported include InfiniBand and 10-Gigabit Ethernet. Z-Dok s innovative design allows it to perform at twice the data rate of the 10- Gigabit Attachment Unit Interface (XAUI) standard. The robust blindmate connection mechanism derives from the popular Champ.050 Series family of connectors. Blindmate guides incorporate a unique make-first, breaklast electrostatic discharge (ESD) contact system. Sequenced mating of ESD, ground, and signal circuits ensures proper initialization of the mated cards. Sizes available are in increments of eight differential pairs, ranging from eight to 72 pairs. Standard offerings are 40 and 64 pairs. The Z-Dok high-performance connector is the ideal choice for applications like highspeed telecommunications equipment, midrange and high-end servers, and storage area networks. For further information and late-breaking news, visit the Z-Dok Web site at. Report Orientation This report contains the following sections: Section 1 General Information describes the Z-Dok connector and options and identifies target applications. This section also summarizes the connector s mechanical design and general electrical properties. Section 2 Connector With Typical Footprint presents measured performance attached to a typical plug card and receptacle card. Also included is a guide to routing traces through the connector s footprint. Section 3 Connector in a System presents insertion loss and eye pattern data for the Z-Dok connector in a range of test systems. As this Electrical Performance Report illustrates, Tyco s Z-Dok connector is truly enabling technology to implement high-speed, high-performance systems.

Section 1 General Information Target Applications Enterprise switching equipment High-speed telecommunications equipment Midrange and high-end servers Storage area networks High-speed custom platforms Product Features Designed for multigigabit applications: excellent performance to 10 Gbps Compatible with leading-edge standards such as XAUI, InfiniBand, and 10-Gigabit Ethernet Skewless connector Tri-Q Differential Pair Contact System: Each pair near dedicated ground True symmetrical impedance Low noise Ground contacts isolated in two rows Robust blindmate guides incorporating ESD contacts with make-first, break-last sequencing Overview The Z-Dok high-performance blindmate docking connector is the first in a series of high-speed differential connectors meeting customer demand for multigigabit coplanar two-piece interconnects. This Z-Dok connector is designed for data rates up to ten gigabits per second (Gbps), using standard board materials and trace routing methods. Release plans for the Z-Dok family include vertical receptacles and plugs, inverted receptacles and plugs, outboard power modules, press-fit compliant pin tails, and single-ended high-density modules. Z-Dok incorporates the revolutionary patented Tri-Q Differential Pair Contact System, a design that provides a dedicated nearby ground for each contact pair and a 25% reduction in the number of board terminations. These features combine to deliver multigigabit data rates with true symmetrical impedance and limited noise from pair-to-pair crosstalk. Tri-Q also confines ground contacts to two host board rows, simplifying trace routing. Z-Dok s mechanical design uses a robust blindmate connection method derived from the popular Champ.050 Series of connectors. The connector incorporates a unique electrostatic discharge (ESD) system using a make-first, break-last mating sequence for reliable ESD dissipation. Sequenced mating for ESD, ground, and signal contacts in blindmate guides ensures full seating before initialization of host boards. The connector is available in increments of eight differential pairs, from eight to 72, with 40 and 64 pairs as standard offerings. The Z-Dok docking connector is the ideal choice for today s demanding high-speed, high-performance applications, such as enterprise switching equipment, midrange and high-end servers, and storage area networks. T e c hn ica l Su p p ort Telephone support Tyco/AMP Product Information Center Monday-Friday, 8:00 A.M.-8:00 P.M. EST (800) 522-6752 or (717) 986-7777 E-mail contact information http://www.tycoelectronics.com/help for test samples, models (SPICE, Pro/E, or IGES), or drawings General information http://www.amp.com/communications Connector Web site Available in increments of 8 differential pairs, from 8 72, with 40 and 64 pairs as standard offerings

Section 1 General Information Page 1 2 Electrical Performance Summary This section gives a few examples of the Z-Dok connector s electrical performance. For more detailed information, see Section 2 Connector With Typical Footprint and Section 3 Connector in a System. 0.0-1.0-3.0-5.0 Insertion Loss for Typical Connector Pair Connector Performance Data presented for connector with typical footprint (see explanation in Section 2) Less than 1 db insertion loss up to 3 GHz Less than 3 db insertion loss up to 6 GHz Amplitude Ratio (db) -10.0-15.0-20.0 10 MHz 100 MHz 1 GHz 10 GHz Frequency Connector impedance between 94 and 98 ohms (100 ps signal rise time, 20 80%) Differential propagation delay ranges from 145 265 ps Intrapair skew, 0 ps; row-to-row skew no greater than 52 ps Worst-case noise less than 2.7% (simultaneous attack by all adjacent pairs; 100 ps rise time, 20 80%) 120 Impedance for Typical Connector Pair 110 Impedance (Ohms) 100 90 80 0.0 0.5 1.0 Time (ns) The Electrical Performance Summary continues on the following page.

Section 1 General Information Page 1 3 System Performance With 6" system length, FR-4 dielectric: At 3.125 GHz: 2.5 db insertion loss At 5 GHz: 3.79 db insertion loss At 6.25 Gbps: eye pattern 81% open At 10 Gbps: eye pattern 69% open See Section 3 for complete test system specifications. Electrical Performance Summary (cont d) The following graphics summarize the Z-Dok connector s performance in a system. For a complete description of the test system and an account of system performance, see Section 3 Connector in a System. Amplitude Ratio (db) 0.0-1.0-3.0-5.0-10.0 Insertion Loss in a System for a Typical Connector Pair -15.0 System Length = 6" -20.0 10 MHz 100 MHz 1 GHz 10 GHz Frequency Typical Signal Pair Eye Patterns for System Performance With FR-4 D a t a R a t e 1.25 Gbps 3.125 Gbps 6.25 Gbps 10 Gbps S y s t e m 6" Maximum Opening: 95.9% Jitter: 0.4% Maximum Opening: 91.6% Jitter: 1.9% Maximum Opening: 81.3% Jitter: 5.6% Maximum Opening: 69.4% Jitter: 10.5%

Section 1 General Information Page 1 4 Mechanical Design Summary Receptacle, Front View A PIN FI PIN EI PIN BI Mechanical Features Design based on 8-differential pair model. 8 to 72 pair connectors available, with 40- and 64- pair versions standard. 9.5 3.1 PIN AI 2.8 1.67 Inherently polarized; accidental inversion of mating connectors impossible Two types of boardlock: Plug, Front View PIN E1 PIN F1 B ESD version Engages prior to ground contacts for electrostatic discharge Sensing version Engages after signal contacts to sense full engagement PIN B1 9.5 PIN D1 3.1 PIN A1 PIN C1 2.8 1.67 Part Numbers and Nominal Dimensions W i t h E S D B o a r d l o c k s Pairs Dimension A Dimension B Receptacle Plug 32 44.82 mm 45.60 mm 1367130-6 1367198-6 24 34.66 mm 35.44 mm 1367130-5 1367198-5 64 85.46 mm 86.24 mm 1367130-4 1367198-4 56 75.30 mm 76.08 mm 1367130-3 1367198-3 48 65.14 mm 65.92 mm 1367130-2 1367198-2 40 54.98 mm 55.76 mm 1367130-1 1367198-1 W i t h S e n s i n g B o a r d l o c k s Pairs Dimension A Dimension B Receptacle Plug 64 85.46 mm 86.24 mm 1367445-4 1367444-4 56 75.30 mm 76.08 mm 1367445-3 1367444-3 48 65.14 mm 65.92 mm 1367445-2 1367444-2 40 54.98 mm 55.76 mm 1367445-1 1367444-1

Section 2 Connector With Typical Footprint Connector Performance All data are measured. Section contents: Electrical Performance: Insertion Loss Impedance Propagation Delay Noise Routing Guide For connector electrical performance in a system, see Section 3 Introduction No connector is ever used alone; thus the effects of a connector s footprint (its attachment to the printed circuit boards (PCBs)) are always present. Nonetheless, engineers often turn to connector-only electrical performance data when evaluating connectors. Since it is not possible to measure a connector s performance without attaching it to PCBs, most reported connector-only data have had the footprint effects mathematically subtracted. While this is an entirely appropriate technique, the mathematical transformations can be complex. When comparing performance data among connectors, engineers must recognize that footprint effects always degrade a connector s performance sometimes substantially and they must be alert to these effects for their applications. Many aspects of the footprint influence electrical performance, including the following: Plug card and receptacle card thickness and material Plated through-hole diameter and pitch Ground plated through-hole diameter and proximity to signal holes End effects arising from the nonsymmetrical design of the pins at the edge of the connector Pad and antipad size Via depth (as dictated by the connector s pin length) Layer connection (top or bottom of the PCB) Because no connector is used alone and the effects of its footprint are always present, connector engineers need to put as much emphasis on optimizing the footprint as they do on all the other elements of design. This section quantifies the Z-Dok connector s performance in a typical footprint. Specifically, it presents data for each half of the connector attached to a 0.093-inch thick PCB. The table below shows the footprint specifications. P ri nt ed C i rc ui t B oa rd S p ec if ic at ion s Dielectric FR-4 Board Thickness 0.093" (Plug and Receptacle) Number of Copper Layers 6 (Plug and Receptacle) Layer Connection Bottom This section presents data for insertion loss, impedance, propagation delay, and noise when attached to these typical circuit boards. As the data illustrate, Tyco engineers have balanced connector and footprint design to give the Z-Dok connector excellent performance in the most critical and demanding applications. Following the electrical performance data in this section is a Routing Guide with recommendations for routing signals through the connector s footprints.

Section 2 Connector With Typical Footprint Page 2 2 Insertion Loss Insertion Loss Data for Connector With Typical Footprint (Plug Card and Receptacle Card, 0.093" FR-4) Pair Bandwidth at -1 db Bandwidth at -3 db A3-A4 5.58 GHz 6.54 GHz C3-C4 4.98 GHz 7.25 GHz D3-D4 4.76 GHz 6.00 GHz F3-F4 1.94 GHz 5.90 GHz Connector Rows, Side View 0.0-1.0 Insertion Loss -3.0-5.0 Amplitude Ratio (db) -10.0-15.0 Connector Pair A3A4 C3C4 D3D4 F3F4-20.0 10MHz 100 MHz 1 GHz 10 GHz Frequency

Section 2 Connector With Typical Footprint Page 2 3 Impedance Data for Connector With Typical Footprint (0.093" FR-4) All data are measured. Impedance The data in this section result from measuring the Z-Dok connector s impedance over a range of signal rise times, with the signal originating from both the plug and receptacle sides of the connector. These impedance measurements are for the connector attached to a typical plug card and receptacle card (0.093" FR-4). All charts show footprint-connector-footprint data. Tabular data on following page for impedance values at 40, 100, and 250 ps rise times (20 80%) 110 Impedance: Signal Injected from Plug PCB 100 Impedance (Ohms) 90 80 Pair A3-A4 Pair C3-C4 Pair D3-D4 Pair F3-F4 70 0.0 0.5 1.0 Time (ns) 110 Impedance: Signal Injected from Receptacle PCB 100 Impedance (Ohms) 90 80 Pair A3-A4 Pair C3-C4 Pair D3-D4 Pair F3-F4 70 0.0 0.5 1.0 Time (ns)

Section 2 Connector With Typical Footprint Page 2 4 Impedance (cont d) For all data in the following tables, printed circuit boards are 0.093" thick FR-4. Signal Rise Time 250 ps Signal Injected From P l u g C a r d R e c e p t a c l e C a r d Minimum Maximum Minimum Maximum Pair A3-A4 96.0 ohms 96.0 ohms 96.3 ohms 96.3 ohms Pair C3-C4 90.8 ohms 90.8 ohms 91.1 ohms 91.1 ohms Pair D3-D4 92.3 ohms 97.1 ohms 91.6 ohms 94.9 ohms Pair F3-F4 91.3 ohms 98.9 ohms 90.5 ohms 97.9 ohms Signal Rise Time 100 ps Signal Injected From P l u g C a r d R e c e p t a c l e C a r d Minimum Maximum Minimum Maximum Pair A3-A4 93.9 ohms 97.3 ohms 95.0 ohms 97.4 ohms Pair C3-C4 89.1 ohms 91.5 ohms 91.3 ohms 91.9 ohms Pair D3-D4 88.9 ohms 95.7 ohms 87.8 ohms 94.7 ohms Pair F3-F4 85.9 ohms 97.5 ohms 85.2 ohms 96.9 ohms Signal Rise Time 40 ps Signal Injected From P l u g C a r d R e c e p t a c l e C a r d Minimum Maximum Minimum Maximum Pair A3-A4 85.0 ohms 103.0 ohms 85.3 ohms 103.0 ohms Pair C3-C4 83.0 ohms 97.0 ohms 83.8 ohms 101.0 ohms Pair D3-D4 83.0 ohms 95.9 ohms 81.1 ohms 95.5 ohms Pair F3-F4 79.3 ohms 98.9 ohms 79.1 ohms 97.2 ohms NOTE: Minimum impedance due to footprint effects.

Section 2 Connector With Typical Footprint Page 2 5 Propagation Delay Propagation Delay Data for Connector With Typical Footprint (0.093" FR-4) 20 Measurements at 15% of signal amplitude for true propagation delay without edge degradation effects Signal rise time less than 50 ps (20 80%) All propagation delay measurements in picoseconds (ps) Table includes both inter pair and pair to pair measurements Amplitude (%) 15 10 5 Measurement Level = 15% of Signal Swing REF Row A Row C Row D Row F 0 0 100 200 300 400 500 Time (ps) Propagation Delay and Skew (ps), Connector With Typical PCBs Attached Differential Propagation Delay Pair-to-Pair Skew Pair A3-A4 Pair C3-C4 Pair D3-D4 Pair F3-F4 145.2 ps 196.8 ps 213.3 ps 264.8 ps 51.6 ps 16.5 ps 51.5 ps Connector Rows, Side View

Section 2 Connector With Typical Footprint Page 2 6 Noise Noise (or crosstalk) is voltage measured at one pair in the connector when a signal is injected into a second pair. In general, there are two types of noise. Near-end noise (sometimes called backward crosstalk) is the noise measured at the same end of the connector as the injected signal. Far-end noise (sometimes called forward crosstalk) is the noise measured at the end opposite the injected signal. Noise Data for Connector With Typical Footprint (0.093" FR-4) Near-end and far-end noise 12 Sample Waveforms Noise = (767mV/500mV)*100% =1.5% Near-End Noise Far-End Noise Noise for single-aggressor and multiple-aggressor pairs All data are measured. 8 4 Ampltiude (mv) 0-4 -8 Noise = (-7.46mV/-500mV)*100% =1.5% -12 0.0 0.6 1.2 1.8 Time (ns) The differential noise measurements here report noise as the maximum value of the noise waveform (in millivolts (mv)) divided by the differential input signal (in mv), expressed as a percentage. Because noise by this definition can be either positive or negative, the measurement value reported is the absolute value. In these tests the divisor is 500 mv, arising from the two 250 mv edges of the differential input signal. The graphic above illustrates a typical waveform and the noise values measured. Also important is the difference between single-aggressor and multiple-aggressor noise. That is, the noise created at a connector pair when a signal is injected into one nearby pair (single-aggressor) is different from the noise created when signals are injected into all nearby pairs simultaneously (multiple-aggressor). For the design engineer, these different types of noise are important because they represent two commonly accepted ways of reporting connector crosstalk. In general, noise declines significantly as the location of the injected signal moves away from the pair under test. Thus, this section reports only noise arising from signals injected into near-neighbor locations. The graphic at the right illustrates this. It shows the Z-Dok connector s footprint and a typical victim pair surrounded by Note: Picture for reference only see customer aggressor pairs. The single-aggressor test measures noise at the victim pair with a print for actual dimension signal injected into only one adjacent aggressor. The multiple-aggressor test measures victim-pair noise with all aggressors firing simultaneously.

Section 2 Connector With Typical Footprint Page 2 7 Noise Data for Connector With Typical Footprint Near-end and far-end noise Noise for single-aggressor and multiple-aggressor pairs All data are measured. Noise (cont d) The tables below present noise measurements for the four Z-Dok signal pairs (see graphic on the previous page): Pair A3-A4: At the connector s edge with reference (ground) row on one side Pair C3-C4: Inside row adjacent to reference row and signal row Pair D3-D4: Inside row adjacent to reference row and signal row Pair F3-F4: At the connector s edge with reference row on one side These tables show measured noise values for a range of signal rise times. Tables include near-end noise from signals originating on the backplane; far-end noise is indifferent to signal origin. As explained in the Introduction to Section 2, these measurements are with the Z-Dok connector attached to a typical plug card and receptacle card (FR-4, 0.093" thick). Single-Aggressor Noise Backplane Side Near-End Noise Far-End Noise Victim Pair Aggressor Pair 40 ps 100 ps 250 ps 40 ps 100 ps 250 ps A1-A2 0.60 % 0.40 % 0.24 % 1.33 % 0.70 % 0.26 % A3-A4 A5-A6 0.60 % 0.40 % 0.24 % 1.33 % 0.70 % 0.26 % C3-C4 0.97 % 0.74 % 0.40 % 0.49 % 0.20 % 0.08 % C1-C2 0.70 % 0.40 % 0.20 % 1.23 % 0.60 % 0.24 % C3-C4 C5-C6 0.70 % 0.40 % 0.20 % 1.23 % 0.60 % 0.24 % A3-A4 0.97 % 0.74 % 0.40 % 0.49 % 0.20 % 0.10 % D3-D4 0.68 % 0.56 % 0.40 % 0.38 % 0.20 % 0.10 % C3-C4 0.68 % 0.56 % 0.40 % 0.38 % 0.20 % 0.10 % D3-D4 D1-D2 0.63 % 0.34 % 0.16 % 0.77 % 0.40 % 0.18 % D5-D6 0.63 % 0.34 % 0.16 % 0.77 % 0.40 % 0.18 % F3-F4 0.86 % 0.76 % 0.52 % 0.28 % 0.16 % 0.06 % F1-F2 0.81 % 0.40 % 0.20 % 0.7 % 0.20 % 0.16 % F3-F4 F5-F6 0.81 % 0.40 % 0.20 % 0.7 % 0.20 % 0.16 % D3-D4 0.86 % 0.76 % 0.52 % 0.28 % 0.16 % 0.06 % Multiple-aggressor noise data appears on the following page. Report #22GC001, Rev. A May 2002

Section 2 Connector With Typical Footprint Page 2 8 Noise (cont d) Multiple-Aggressor Noise Backplane Near-End Noise Far-End Noisee Victim Pair Aggressor Pair 40 ps 100 ps 250 ps 40 ps 100 ps 250 ps A1-A2 A3-A4 A5-A6 2.1% 1.50% 0.88% 2.92% 1.50% 0.60% C3-C4 C5-C6 C1-C2 C5-C6 A3-A4 C3-C4 A5-A6 2.9% 2.0% 1.22% 2.84% 1.50% 0.65% D3-D4 D5-D6 C3-C4 C5-C6 D1-D2 D3-D4 D5-D6 1.9% 1.45% 1.23% 2.07% 1.30% 0.50% F3-F4 F5-F6 F1-F2 F5-F6 F3-F4 D3-D4 1.62% 1.21% 0.91% 1.58% 0.90% 0.40% D5-D6

Section 2 Connector With Typical Footprint Page 2 9 Routing Guide For differential pair routing, traces can be 7 mils wide and 15 mils apart. CAD routing models are available. Routing Guide The graphic below shows the routing of edge-coupled differential pair traces from the Z-Dok connector. On the receptacle card side and on the plug card side, traces are 7 mils wide with 15 mil spacing between them. The Z-Dok connector requires two layers to route all signals. Printed Circuit Board Footprint Layer 1 Layer 2 F REF E D C REF B A

Section 3 Connector in a System Page 3 1 Connector in a System The Test System System Performance Without Connector (Traces Only) System Performance With Connector Introduction Signal Insertion Loss and Eye Patterns Effects of Noise on System Throughput The Test System This section presents the Z-Dok connector s electrical performance in a test system. This first subsection describes the test system and the methods for measuring electrical performance. The next subsection shows the Z-Dok system s insertion loss and eye pattern data for a range of system configurations. The picture below shows the test system. Test signals traverse the plug card through the connector, then onto the receptacle card. * Test systems available upon request.

Section 3 Connector in a System Page 3 2 The Test System (cont d) Selecting specific traces on the plug card and the receptacle card determines the overall test system length, as the following table shows: For a total system length of Receptacle Card 1 Trace Plug Card Trace In addition to system length, the other principal test system variable is the printed circuit board (PCB) dielectric material. Electrical performance measurements are made using FR-4, a common dielectric (see sidebar for PCB specifications). The significant design parameters for each element in the test system are as follows: Plug card trace parameters: Board: High-grade FR-4 Traces: Trace pairs with each trace either 0.5", 1.5", or 3" long Pair dimensions: 7 mils wide, 15 mils apart Pair impedance: 100 ohms Connector PCB footprint: Board thickness: PCB 0.093" thick Board layers: 6 copper layers, each one ounce Board vias: Drill diameter 27.6 mils, finished hole diameter 24 mils, 42 mil pads, differential anti-pads Connector: 1" 0.5" 0.5" 3" 1.5" 1.5" 6" 3" 3" Line polarities: For test pair XY (where XY is any connector pair), positive line is Row X and negative line is Row Y Receptacle card trace parameters: Board: High-grade FR-4 Traces: Trace pairs with each trace either 0.5", 1.5", or 3" long Pair dimensions: 7 mils wide, 15 mils apart Pair impedance: 100 ohms Test System Circuit Board High-grade FR-4 Dielectric Constant: 4.3 at 100 MHz 4.1 at 1 GHz 3.9 at 10 GHz Loss Tangent = 0.015

Section 3 Connector in a System Page 3 3 Electrical Performance Without Connector (Traces Only) The next two pages illustrate trace-only electrical performance for FR-4 and glass-reinforced ceramic test systems. These insertion loss and eye pattern measurements serve as a baseline, showing the optimal performance of a system length when no connectors are used. The next subsection shows the system s electrical performance when the Z-Dok connector is inserted. Comparing those results with the baseline data shown here helps the application engineer fully understand the Z-Dok connector s effects on a system s electrical performance.

Section 3 Connector in a System Page 3 4 0.0 Traces Only, FR-4 Pair Insertion Loss Trace-Only Configuration -5.0 Amplitude Ratio (db) -10.0-15.0 System Length 1" 3" 6" Conductors: Signals and grounds, one-ounce copper Dielectric: High-grade FR-4 Eye patterns based on measured data except where noted -20.0 10 MHz 100 MHz 1 GHz 10 GHz Frequency D a t a R a t e 1.25 Gbps 3.125 Gbps 6.25 Gbps 10 Gbps 1" Maximum Opening: 99.9% Jitter: 0.1% Maximum Opening: 98.8% Jitter: 0.2% Maximum Opening: 97.7% Jitter: 0.6% Maximum Opening: 94.9% Jitter: 1.0% S y s t e m L e n g t h 3" Maximum Opening: 98.2% Jitter: 0.4% Maximum Opening: 95.9% Jitter: 0.6% Maximum Opening: 94.3% Jitter: 0.8% Maximum Opening: 86.8% Jitter: 1.2% 6" Maximum Opening: 98.2% Jitter: 0.6% Maximum Opening: 91.9% Jitter: 0.8% Maximum Opening: 88.4% Jitter: 1.9% Maximum Opening: 79.2% Jitter: 4.5% High-Grade FR-4: Dielectric Constant = 4.3 at 100 MHz, 4.1 at 1 GHz, 3.9 at 10 GHz; Loss Tangent = 0.015

Section 3 Connector in a System Page 3 5 Trace-Only Configuration Traces Only, Glass-Reinforced Ceramic 0.0 Pair Insertion Loss -5.0 Conductors: Signals and grounds, one-ounce copper Dielectric: Glass-reinforced ceramic Eye patterns based on simulated data Amplitude Ratio (db) -10.0-15.0 System Length 1" 3" 6" -20.0 10 MHz 100 MHz 1 GHz 10 GHz Frequency D a t a R a t e 1.25 Gbps 3.125 Gbps 6.25 Gbps 10 Gbps 1" Maximum Opening: 99.9% Jitter: 0.01% Maximum Opening: 98.9% Jitter: 0.03% Maximum Opening: 97.1% Jitter: 0.6% Maximum Opening: 95.0% Jitter: 1.0% S y s t e m L e n g t h 3" Maximum Opening: 98.6% Jitter: 0.04% Maximum Opening: 97.2% Jitter: 0.5% Maximum Opening: 93.1% Jitter: 0.6% Maximum Opening: 90.5% Jitter: 1.2% 6" Maximum Opening: 97.6% Jitter: 0.1% Maximum Opening: 93.9% Jitter: 0.6% Maximum Opening: 87.5% Jitter: 1.9% Maximum Opening: 81.5% Jitter: 2.0% Glass-Reinforced Ceramic: Dielectric Constant = 3.65 at 100 MHz, 3.58 at 1 GHz, 3.53 at 10 GHz; Loss Tangent = 0.008

Section 3 Connector in a System Page 3 6 System Performance With Connector This subsection presents the electrical performance data for the Z-Dok connector in the test system. Specifically, it shows insertion loss data and eye patterns as a function of the connector s conductor pair, the type of layer connection, and the type of dielectric. There are electrical performance data for four connector row pairs: Pairs A3-A4 and F3-F4, at the edge rows of the connector, and Pairs C3-C4 and D3-D4, in the interior rows of the connector. For each of these pairs, there are data for bottom-layer connection, using an FR-4 dielectric, in three system lengths, at four different data rates. In addition, there are data for Pairs A3-A4 and F3-F4 top-layer connections with a 6-inch system length. Most of the electrical performance measurements in this subsection come from a test system using FR-4 for both the plug card and the receptacle card. However, to illustrate the Z-Dok connector s optimum throughput, there are data presented using glass-reinforced ceramic printed-circuit boards (PCBs) for Pairs A3-A4 and F3-F4. At the top of each data page that follows is a chart showing insertion loss against frequency for various system lengths. Beneath the chart are a series of eye patterns for a number of system lengths and speeds or bit rates. Each eye pattern includes the maximum opening (expressed as a percentage of the input swing) and the jitter (expressed as a percentage of the unit interval). For the eye patterns, the input signal is a pseudorandom bit sequence (PRBS) with a bit pattern of 2 7-1 (127 bits) and a one-volt differential swing. The signal rise time is approximately 25 picoseconds (ps). The following table is an index to specific Z-Dok connector test system electrical performance measurements: Index to System Performance Data Connector Row Pair PCB Material Via Connection Type Page Number A3-A4 FR-4 Bottom-Layer 3-7 C3-C4 FR-4 Bottom-Layer 3-8 D3-D4 FR-4 Bottom-Layer 3-9 F3-F4 FR-4 Bottom-Layer 3-10 A3-A4 F3-F4 A3-A4 F3-F4 FR-4 Top-Layer 3-11 Glass-Ceramic Bottom-Layer 3-12

Section 3 Connector in a System Page 3 7 Test System See Section 3, Page 2 for test system specifications 0.0 A3-A4 FR-4 Bottom Layer Connection Pair Insertion Loss Based on measured data Simulated data based on measurements Amplitude Ratio (db) -5.0-10.0 System Length -15.0 1" 3" 6" -20.0 10 MHz 100 MHz 1 GHz 10 GHz Frequency D a t a R a t e 1.25 Gbps 3.125 Gbps 6.25 Gbps 10 Gbps 1" Maximum Opening: 99.2% Jitter: 0.3% Maximum Opening: 99.4% Jitter: 1.3% Maximum Opening: 98.9% Jitter: 3.8% Maximum Opening: 90.2% Jitter: 6.0% S y s t e m L e n g t h 3" Maximum Opening: 99.7% Jitter: 0.4% Maximum Opening: 98.0% Jitter: 1.6% Maximum Opening: 97.0% Jitter: 3.9% Maximum Opening: 92.5% Jitter: 7.0% 6" Maximum Opening: 96.3% Jitter: 0.4% Maximum Opening: 91.6% Jitter: 1.9% Maximum Opening: 81.3% Jitter: 5.6% Maximum Opening: 69.4% Jitter: 10.5% High-Grade FR-4: Dielectric Constant = 4.3 at 100 MHz, 4.1 at 1 GHz, 3.9 at 10 GHz; Loss Tangent = 0.015

Section 3 Connector in a System Page 3 8 C3-C4 FR-4 Bottom Layer Connection 0.0 Pair Insertion Loss Test System See Section 3, Page 2 for test system specifications Amplitude Ratio (db) -5.0-10.0 System Length Based on measured data Simulated data based on measurements -15.0 1" 3" 6" -20.0 10 MHz 100 MHz 1 GHz 10 GHz Frequency D a t a R a t e 1.25 Gbps 3.125 Gbps 6.25 Gbps 10 Gbps 1" Maximum Opening: 98.9% Jitter: 0.1% Maximum Opening: 96.4% Jitter: 1.6% Maximum Opening: 95.4% Jitter: 3.3% Maximum Opening: 92.1% Jitter: 6.0% S y s t e m L e n g t h 3" Maximum Opening: 98.6% Jitter: 0.1% Maximum Opening: 94.7% Jitter: 1.7% Maximum Opening: 93.7% Jitter: 3.4% Maximum Opening: 90.1% Jitter: 7.0% 6" Maximum Opening: 96.3% Jitter: 0.3% Maximum Opening: 89.2% Jitter: 2.2% Maximum Opening: 85.1% Jitter: 5.9% Maximum Opening: 69.8% Jitter: 10.5% High-Grade FR-4: Dielectric Constant = 4.3 at 100 MHz, 4.1 at 1 GHz, 3.9 at 10 GHz; Loss Tangent = 0.015

Section 3 Connector in a System Page 3 9 Test System See Section 3, Page 2 for test system specifications Simulated data based on measurements D3-D4 FR-4 Bottom Layer Connection 0.0-5.0 Pair Insertion Loss Amplitude Ratio (db) -10.0 System Length -15.0 1" 3" 6" -20.0 10 MHz 100 MHz 1 GHz 10 GHz Frequency D a t a R a t e 1.25 Gbps 3.125 Gbps 6.25 Gbps 10 Gbps 1" Maximum Opening: 98.2% Jitter: 0.1% Maximum Opening: 95.2% Jitter: 1.3% Maximum Opening: 93.8% Jitter: 3.8% Maximum Opening: 87.7% Jitter: 7.5% S y s t e m L e n g t h 3" Maximum Opening: 98.0% Jitter: 0.1% Maximum Opening: 91.3% Jitter: 1.6% Maximum Opening: 88.7% Jitter: 5.6% Maximum Opening: 83.8% Jitter: 9.0% 6" Maximum Opening: 94.8% Jitter: 0.5% Maximum Opening: 85.9% Jitter: 2.0% Maximum Opening: 83.7% Jitter: 7.4% High-Grade FR-4: Dielectric Constant = 4.3 at 100 MHz, 4.1 at 1 GHz, 3.9 at 10 GHz; Loss Tangent = 0.015 Maximum Opening: 66.9% Jitter: 11.0%

Section 3 Connector in a System Page 3 10 F3-F4 FR-4 Bottom Layer Connection 0.0-5.0 Pair Insertion Loss Test System See Section 3, Page 2 for test system specifications Simulated data based on measurements Amplitude Ratio (db) -10.0 System Length -15.0 1" 3" 6" -20.0 10 MHz 100 MHz 1 GHz 10 GHz Frequency D a t a R a t e 1.25 Gbps 3.125 Gbps 6.25 Gbps 10 Gbps 1" Maximum Opening: 97.4% Jitter: 0.06% Maximum Opening: 95.3% Jitter: 1.6% Maximum Opening: 89.2% Jitter: 4.4% Maximum Opening: 87.1% Jitter: 6.3% S y s t e m L e n g t h 3" Maximum Opening: 94.7% Jitter: 0.3% Maximum Opening: 93.8% Jitter: 1.7% Maximum Opening: 88.4% Jitter: 5.0% Maximum Opening: 83.3% Jitter: 7.5% 6" Maximum Opening: 93.8% Jitter: 0.6% Maximum Opening: 87.9% Jitter: 2.5% Maximum Opening: 74.7% Jitter: 5.6% High-Grade FR-4: Dielectric Constant = 4.3 at 100 MHz, 4.1 at 1 GHz, 3.9 at 10 GHz; Loss Tangent = 0.015 Maximum Opening: 64.7% Jitter: 11.0%

Section 3 Connector in a System Page 3 11 A3-A4 and F3-F4 FR-4 Top Layer Connection Test System See Section 3, Page 2 for test system specifications System length: 6" Simulated data based on measurements Amplitude Ratio (db) 0.0-5.0-10.0-15.0 Pair Insertion Loss Trace Length A3-A4 F3-F4-20.0 10 MHz 100 MHz 1 GHz 10 GHz Frequency D a t a R a t e 1.25 Gbps 3.125 Gbps 6.25 Gbps 10 Gbps C o n n e c t o r P a i r A3-A4 F3-F4 Maximum Opening: 98.6% Jitter: 0.1% Maximum Opening: 94.4% Jitter: 2.5% Maximum Opening: 76.1% Jitter: 6.8% Maximum Opening: 75.8% Jitter: 13.5% Maximum Opening: 95.2% Jitter: 0.1% Maximum Opening: 89.0% Jitter: 2.5% Maximum Opening: 76.1% Jitter: 6.8% Maximum Opening: 61.7% Jitter: 13.5% High-Grade FR-4: Dielectric Constant = 4.3 at 100 MHz, 4.1 at 1 GHz, 3.9 at 10 GHz; Loss Tangent = 0.015

Section 3 Connector in a System Page 3 12 A3-A4 and F3-F4 Glass-Ceramic Bottom Layer Connection Amplitude Ratio (db) 0.0-5.0-10.0-15.0 Pair Insertion Loss Connector Pair A3-A4 Test System See Section 3, Page 2 for test system specifications Based on measured data Simulated data based on measurements F3-F4-20.0 10 MHz 100 MHz 1 GHZ 10 GHz Frequency D a t a R a t e 1.25 Gbps 3.125 Gbps 6.25 Gbps 10 Gbps C o n n e c t o r P a i r A3-A4 F3-F4 Maximum Opening: 99.3% Jitter: 0.3% Maximum Opening: 93.6% Jitter: 1.8% Maximum Opening: 86.2% Jitter: 5.6% Maximum Opening: 82.2% Jitter: 8.5% Maximum Opening: 94.3% Jitter: 0.6% Maximum Opening: 89.5% Jitter: 2.3% Maximum Opening: 79.8% Jitter: 6.1% Maximum Opening: 76.8% Jitter: 9.0% Glass-Reinforced Ceramic: Dielectric Constant = 3.65 at 100 MHz, 3.58 at 1 GHz, 3.53 at 10 GHz; Loss Tangent = 0.008

Section 3 Connector in a System Page 3 13 Signal Characteristics Pseudorandom binary sequence with a bit pattern of 2 7-1 (127 bits) and 1 volt differential swing Rise time = 25 ps All data are measured or transformed Effects of Noise on System Throughput The eye patterns on this page illustrate the effects noise can have on system throughput. Elsewhere in this report, eye patterns assume all nearby lines are held quiet. The eye diagrams below show the effect of switching the lines surrounding the main signal line on a signal s throughput waveform. The first row shows eye patterns without any system noise; these are included for reference. The second row shows the effect of synchronous noise. Synchronous noise occurs when all lines in a system transmit and receive simultaneously. The advantage of synchronous noise is that most of the noise occurs in the time during edge transitioning, and not during sampling. This increases the eye opening for measurement during sampling. Typically, synchronous systems match system lengths for all signals and group transmit signals together to take advantage of this phenomenon. Because of this, far-end noise is usually associated with synchronous noise. The third row of eye patterns shows the effect of asynchronous noise. Asynchronous systems do not have length-matched networks or provide any special data timing. Because of this, asynchronous noise can occur at any time from any or all nearby active lines. Analysis of asynchronous noise must account for the worst case in which the greates t possible near-end and far-end noise occur simultaneously. Note that the following waveforms are examples only. For versions of eye patterns from this report which include the effect of noise, contact Tyco Electronics for custom measurements or simulations. D a t a R a t e 1 Gbps 2 Gbps 3.125 Gbps Throughput Without Noise Throughput With Synchronous Noise Throughput With Asynchronous Noise