TS5A4594 SINGLE-CHANNEL 8- SPST ANALOG SWITCH

Similar documents
1 to 4 Configurable Clock Buffer for 3D Displays

SN74LV04A-Q1 HEX INVERTER

ua9637ac DUAL DIFFERENTIAL LINE RECEIVER

CD74HC4017-Q1 HIGH-SPEED CMOS LOGIC DECADE COUNTER/DIVIDER WITH 10 DECODED OUTPUTS

SN75150 DUAL LINE DRIVER

Data sheet acquired from Harris Semiconductor SCHS083B Revised March 2003

SN74CBT3861DWR 10-BIT FET BUS SWITCH. description. logic diagram (positive logic)

LF411 JFET-INPUT OPERATIONAL AMPLIFIER

74ACT11244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS

SN75124 TRIPLE LINE RECEIVER

SN74LVC2G32-EP DUAL 2-INPUT POSITIVE-OR GATE

SN75157 DUAL DIFFERENTIAL LINE RECEIVER

description/ordering information

SN74AUC1G125 SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

LP324, LP2902 ULTRA-LOW-POWER QUADRUPLE OPERATIONAL AMPLIFIERS

SN74LV374A-Q1 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

description/ordering information

GENERAL-PURPOSE LOW-VOLTAGE COMPARATORS

ORDERING INFORMATION T A PACKAGE ORDERABLE PART NUMBER. SOIC D Tape and reel SN74CBTD3306DR 40 C to85 C

AM26C31-EP QUADRUPLE DIFFERENTIAL LINE DRIVER

AVAILABLE OPTIONS PACKAGE VIOmax SMALL OUTLINE. PLASTIC DIP at 25 C (D) (P) 0 C to 70 C 5 mv LM306D LM306P

SN74LVC1G32-Q1 SINGLE 2-INPUT POSITIVE-OR GATE

TL4581 DUAL LOW-NOISE HIGH-DRIVE OPERATIONAL AMPLIFIER

ORDERING INFORMATION. SOIC DW Tape and reel SN74CBT3384ADWR

Dual Voltage Detector with Adjustable Hysteresis

CD54HC4015, CD74HC4015

Supports Partial-Power Down Mode 4.5-V to 5.5-V V Operation. (Output Ground Bounce) <0.8 V at V ESD Protection Exceeds JESD 22

SINGLE SCHMITT-TRIGGER BUFFER

5-V Dual Differential PECL Buffer-to-TTL Translator

SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

AVAILABLE OPTIONS PACKAGE SMALL OUTLINE (D) The D package is available taped and reeled. Add the suffix R to the device type (i.e., LT1030CDR).

3.3 V Dual LVTTL to DIfferential LVPECL Translator

P-Channel NexFET Power MOSFET

SN75471 THRU SN75473 DUAL PERIPHERAL DRIVERS

5-V PECL-to-TTL Translator

description logic diagram (positive logic) logic symbol

CD74AC251, CD74ACT251

CD54/74AC283, CD54/74ACT283

SN74LVC2G04-EP DUAL INVERTER GATE

CD74HC4538-Q1 HIGH-SPEED CMOS LOGIC DUAL RETRIGGERABLE PRECISION MONOSTABLE MULTIVIBRATOR

SINGLE 2-INPUT POSITIVE-AND GATE

SN75158 DUAL DIFFERENTIAL LINE DRIVER

ORDERING INFORMATION ORDERABLE PART NUMBER SN74CBTS3306PWR

SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS SDLS031A DECEMBER 1983 REVISED DECEMBER 2001

SN54ALS139, SN74ALS139 DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS

DUAL BUFFER/DRIVER WITH OPEN-DRAIN OUTPUTS

MC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS

SN74LVC1G08-EP SINGLE 2-INPUT POSITIVE-AND GATE

High-Side, Bidirectional CURRENT SHUNT MONITOR

SN74LVC1G02-EP SINGLE 2-INPUT POSITIVE-NOR GATE

description/ordering information

PRECISION VOLTAGE REGULATORS

RC4136, RM4136, RV4136 QUAD GENERAL-PURPOSE OPERATIONAL AMPLIFIERS

description/ordering information

CD54HC147, CD74HC147, CD74HCT147

ORDERING INFORMATION. TOP-SIDE MARKING PDIP N Tube SN74S1051N SN74S1051N

CD54HC283, CD74HC283, CD54HCT283, CD74HCT283

ORDERING INFORMATION PACKAGE

Technical Documents. SLPS532A MARCH 2015 REVISED DECEMBER 2017 CSD18536KCS 60 V N-Channel NexFET Power MOSFET

SINGLE INVERTER GATE Check for Samples: SN74LVC1G04

2 C Accurate Digital Temperature Sensor with SPI Interface

Features ORDERING INFORMATION

LM2900, LM3900 QUADRUPLE NORTON OPERATIONAL AMPLIFIERS

3.3 V ECL 1:2 Fanout Buffer

CD54HC7266, CD74HC7266

CD54HC4049, CD74HC4049, CD54HC4050, CD74HC4050

SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

TL780 SERIES POSITIVE-VOLTAGE REGULATORS

CD54HC251, CD74HC251, CD54HCT251, CD74HCT251

NOT RECOMMENDED FOR NEW DESIGNS USE CDCVF2510A AS A REPLACEMENT

This device contains a single 2-input NOR gate that performs the Boolean function Y = A B or Y = A + B in positive logic. ORDERING INFORMATION

A733C...D, N, OR NS PACKAGE (TOP VIEW) ORDERING INFORMATION

L293, L293D QUADRUPLE HALF-H DRIVERS

SN74LVC1G14-EP SINGLE SCHMITT-TRIGGER INVERTER SCES674 MARCH 2007

TPA W MONO AUDIO POWER AMPLIFIER WITH HEADPHONE DRIVE

SN74AUC1G07 SINGLE BUFFER/DRIVER WITH OPEN-DRAIN OUTPUT

TS3L BIT TO 8-BIT SPDT GIGABIT LAN SWITCH WITH LOW AND FLAT ON-STATE RESISTANCE

SN54ALS09, SN74ALS09 QUADRUPLE 2-INPUT POSITIVE-AND GATES WITH OPEN-COLLECTOR OUTPUTS

CD54ACT112, CD74ACT112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

UC1842A-EP, UC1843A-EP, UC1844A-EP, UC1845A-EP CURRENT-MODE PWM CONTROLLER

SN55113, SN75113 DUAL DIFFERENTIAL LINE DRIVERS

SN54AC04, SN74AC04 HEX INVERTERS

SN54ALS38B, SN74ALS38B QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS WITH OPEN-COLLECTOR OUTPUTS

PRECISION MICROPOWER SHUNT VOLTAGE REFERENCE

description/ordering information

SN74LVC1G00-EP SINGLE 2-INPUT POSITIVE-NAND GATE

ORDERING INFORMATION. QFN RGY Tape and reel SN74CBT3257RGYR CU257. SOIC D Tape and reel SN74CBT3257DR

description CLR SR SER A B C D SL SER GND V CC Q A Q B Q C Q D CLK S1 S0 SR SER CLR CLK SL SER GND

CD74HC4067, CD74HCT4067

CD4066B CMOS QUAD BILATERAL SWITCH

±24-mA Output Drive at 3.3 V Operates from 1.65 V to 3.6 V Latch-Up Performance Exceeds 250 ma Per Max t pd of 3.4 ns at 3.

SN75207B DUAL SENSE AMPLIFIER FOR MOS MEMORIES OR DUAL HIGH-SENSITIVITY LINE RECEIVERS

Dual Inverter Gate Check for Samples: SN74LVC2GU04

CD54HC194, CD74HC194, CD74HCT194

description TPS3836, TPS3838 DBV PACKAGE (TOP VIEW) V DD GND RESET TPS3837 DBV PACKAGE (TOP VIEW)

description/ordering information

SN54ALS32, SN54AS32, SN74ALS32, SN74AS32 QUADRUPLE 2-INPUT POSITIVE-OR GATES

CD54HC139, CD74HC139, CD54HCT139, CD74HCT139

TPS TPS3803G15 TPS3805H33 VOLTAGE DETECTOR APPLICATIONS FEATURES DESCRIPTION

SN74LVC138A-Q1 3-LINE TO 8-LINE DECODER/DEMULTIPLEXER SCAS708B SEPTEMBER 2003 REVISED FEBRUARY 2008

Transcription:

www.ti.com TS5A4594 SGLE-CHANNEL 8- SPST ANALOG SWITCH Description The TS5A4594 is a single-pole single-throw (SPST) analog switch that is designed to operate from V to 5.5 V. This device can handle both digital and analog signals, and signals up to can be transmitted in either direction. Applications Sample-and-Hold Circuits Battery-Powered Equipment (Cellular Phones, PDAs) Audio and Video Signal Routing Communication Circuits PCMCIA Cards L H SOT-3 OR SC-70 PACKAGE (TOP VIEW) 1 3 4 5 FUNCTION TABLE TO, TO OFF ON Features Low ON-State Resistance (8 ) ON-State Resistance Flatness (1.5 ) Control Inputs Are 5.5-V Tolerant Low Charge Injection (5 pc Max) 450-MHz 3-dB Bandwidth at 5 C Low Total Harmonic Distortion (THD) (0.04%) -V to 5.5-V Single-Supply Operation Specified at 5-V and 3.3-V Nodes 8-dB OFF-Isolation at 1 MHz Latch-Up Performance Exceeds 100 ma Per JESD 78, Class II 0.5-nA Max OFF Leakage ESD Performance Tested Per JESD 000-V Human-Body Model (A114-B, Class II) 1000-V Charged-Device Model (C101) TTL/CMOS-Logic Compatible Summary of Characteristics = 5 V, T A = Single Pole Configuration Single Throw (SPST) Number of channels 1 ON-state resistance (r on ) 8 Ω ON-state resistance flatness (r on(flat) ) Turn-on/turn-of time (t ON /t OFF ) Charge injection (Q C ) Bandwidth (BW) OFF isolation (O ISO ) 1.5 Ω 17 ns/14 ns 5 pc 450 MHz 8 db at 1 MHz Total harmonic distortion (THD) 0.04% Leakage (I (OFF) /I (OFF) ) Power-supply (I + ) Package option ±0.5 na 0.5 μa 5-pin SOT-3 or SC-70 ORDERG FORMATION T A PACKAGE (1) ORDERABLE PART NUMBER TOP-SIDE MARKG () 40 C to85 C SOT (SOT-3) DBV Tape and reel TS5A4594DBVR JSA_ SOT (SC 70) DCK Tape and reel TS5A4594DCKR JS_ (1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package. () DBV/DCK: The actual top-side marking has one additional character that designates the assembly/test site. Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. PRODUCTION DATA information is as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright 005, Texas Instruments Incorporated

TS5A4594 SGLE-CHANNEL 8- SPST ANALOG SWITCH www.ti.com Pin Configurations Available in Other Pin Configurations 1 5 NC 1 5 3 4 3 4 TS5A4595 TS5A4594 1 5 1 5 3 4 3 4 NC TS5A4596 TS5A4597 Absolute Minimum and Maximum Ratings (1)() over operating free-air temperature range (unless otherwise noted) M MAX UNIT Supply voltage range (3) 0.3 6 V V V Analog voltage range (3)(4) 0.3 + 0.3 V I K Analog port diode V, V < 0 50 ma I I On-state switch V, V = 0 to 0 0 ma I I On-state switch (pulsed at 1 ms, 10% duty cycle) V, V = 0 to 40 40 ma V I Digital input voltage range (3)(4) 0.3 6 V I IK Digital input clamp V I < 0 50 ma I + Continuous through 100 ma I Continuous through 100 ma DBV package 06 θ JA Package thermal impedance (5) C/W DCK package 5 T stg Storage temperature range 65 150 C (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied. () The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum (3) All voltages are with respect to ground, unless otherwise specified. (4) The input and output voltage ratings may be exceeded if the input and output clamp- ratings are observed. (5) The package thermal impedance is calculated in accordance with JESD 51-7.

www.ti.com Electrical Characteristics for 5-V Supply (1) = 4.5 V to 5.5 V, V IH =.4 V, V IL = 0.8 V, T A = 40 C to 85 C (unless otherwise noted) TS5A4594 SGLE-CHANNEL 8- SPST ANALOG SWITCH PARAMETER SYMBOL TEST CONDITIONS T A M TYP MAX UNIT Analog Switch Analog signal range ON-state resistance ON-state resistance flatness OFF leakage OFF leakage ON leakage ON leakage Digital Control Input () V, V 0 V V = 3.5 V, r on I = 10 ma, See Figure 13 V = 1.5 V,.5 V, 3.5 V, r on(flat) I = 10 ma, V = 1 V, V = 4.5 V, I (OFF) or V = 4.5 V, V = 1 V, V = 1 V, V = 4.5 V, I (OFF) or V = 4.5 V, V = 1 V, See Figure 13 Switch OFF, See Figure 14 Switch OFF, See Figure 14 V = 1 V, V = 1 V, or I (ON) V = 45V 4.5 V, V = 45V 4.5 V, See Figure 15 or V = 1 V, 4.5 V, V = Open, V = 1 V, V = 1 V, or I (ON) V = 45V 4.5 V, V = 45V 4.5 V, See Figure 15 or V = 1 V, 4.5 V, V = Open, 45V 4.5 45V 4.5 55V 5.5 55V 5.5 55V 5.5 55V 5.5 5 8 10 0.5 1.5 0.5 0.01 0.5 5 5 0.5 0.01 0.5 5 5 1 0.01 1 10 10 1 0.01 1 10 10 Input logic high V IH.4 5.5 V Input logic low V IL 0 0.8 V Input leakage I IH, I IL V I = or 0 (1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum 5V 0.5 0.01 0.5 5 5 Ω Ω na na na na μaa 3

TS5A4594 SGLE-CHANNEL 8- SPST ANALOG SWITCH www.ti.com Electrical Characteristics for 5-V Supply (1) (continued) = 4.5 V to 5.5 V, T A = 40 C to 85 C (unless otherwise noted) PARAMETER SYMBOL TEST CONDITIONS T A M TYP MAX UNIT Dynamic Turn-on time t ON V = 3 V, 5 V 1 17 See Figure 17 R L = 300 Ω, C L = 35 pf, 4.5 V to 5.5 V 19 ns V Turn-off time = 3 V, t OFF R L = 300 Ω, C L = 35 pf, Charge injection Q C V GEN = 0, R GEN = 0 C L = 1 nf, OFF capacitance OFF capacitance ON capacitance ON capacitance Digital input capacitance Bandwidth C (OFF) C (OFF) C (ON)) C (ON) V = 0 V, f = 1 MHz V = 0 V, f = 1 MHz, V = 0 V, f = 1 MHz, V = 0 V, f = 1 MHz, See Figure 17 5 V 9 14 4.5 V to 5.5 V 17 See Figure 0 5 V 5 pc Switch OFF, See Figure 16 Switch OFF, See Figure 16 See Figure 16 See Figure 16 5 V 6.5 pf 5 V 6.5 pf 5 V 13 pf 5 V 13 pf C I V I = 0 V, See Figure 16 5 V 3 pf BW R L = 50 Ω, Signal = 0 dbm, OFF isolation O ISO R L = 50 Ω, V = 1 V RMS f = 1 MHz, C L = 5 pf Total harmonic distortion Supply Positive supply THD R L = 600 Ω, C L = 50 pf, V SOURCE = 5 V p-p, See Figure 18 Switch OFF, See Figure 19 f = 0 Hz to 0 khz, See Figure 1 I + V I = or, Switch ON or OFF 5 V 450 MHz 5 V 8 db 5 V 0.04 % 5.5 V 0.01 0.5 5.5 V 1 (1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum ns μaa 4

www.ti.com Electrical Characteristics for 3-V Supply (1) =.7 V to 3.6 V, T A = 40 C to 85 C (unless otherwise noted) TS5A4594 SGLE-CHANNEL 8- SPST ANALOG SWITCH PARAMETER SYMBOL TEST CONDITIONS T A M TYP MAX UNIT Analog Switch Analog signal range ON-state resistance ON-state resistance flatness OFF leakage OFF leakage ON leakage ON leakage Digital Control Input () V, V 0 V V = 1.5 V, r on I = 10 ma, See Figure 13 V = 1.5 V,.5 V, r on(flat) I = 10 ma, V = 1 V, V = 3 V, I (OFF) or V = 3 V, V = 1 V, V = 1 V, V = 3 V, I (OFF) or V = 3 V, V = 1 V, V = 1 V, V = 1 V, or I (ON) V = 3V V, V = 3V, or V = 1 V, 3 V, V = Open, V = 1 V, V = 1 V, or I (ON) V = 3V V, V = 3V, or V = 1 V, 3 V, V = Open, See Figure 13 Switch OFF, See Figure 14 Switch OFF, See Figure 14 See Figure 15 See Figure 15 7V.7 7V.7 36V 3.6 36V 3.6 36V 3.6 36V 3.6 9.5 16 0 1.8 6 7 0.5 0.01 0.5 5 5 0.5 0.01 0.5 5 5 1 0.01 1 10 10 1 0.01 1 10 10 Input logic high V IH 5.5 V Input logic low V IL 0 0.8 V Input leakage I IH, I IL V I = or 0 36V 3.6 (1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum 0.5 0.01 0.5 5 5 Ω Ω na na na na na 5

TS5A4594 SGLE-CHANNEL 8- SPST ANALOG SWITCH www.ti.com Electrical Characteristics for 3-V Supply (1) (continued) =.7 V to 3.6 V, T A = 40 C to 85 C (unless otherwise noted) PARAMETER SYMBOL TEST CONDITIONS T A M TYP MAX UNIT Dynamic V 3 V 0 30 Turn-on time = V, C L = 35 pf, t ON R L = 300 Ω, See Figure 17.7 V to 3.6 V 35 ns V 3 V 15 5 Turn-off time = V, C L = 35 pf, t OFF R L = 300 Ω, See Figure 17.7 V to 3.6 V 30 Charge injection Q C V GEN = 0, R GEN = 0, C L = 1 nf, OFF capacitance OFF capacitance ON capacitance ON capacitance Digital input capacitance Bandwidth C (OFF) V = 0 V, f = 1 MHz, C (OFF) V = 0 V, f = 1 MHz, C (ON) V = 0 V, f = 1 MHz, C (ON) V = 0 V, f = 1 MHz, See Figure 0 3 V 1 4 pc Switch OFF, See Figure 16 Switch OFF, See Figure 16 See Figure 16 See Figure 16 3 V 6.5 pf 3 V 6.5 pf 3 V 13 pf 3 V 13 pf C I V I = 0 V, See Figure 16 3 V 3 pf BW R L = 50 Ω, Signal = 0 dbm OFF isolation O ISO R L = 50 Ω, C L = 5 pf, f = 1 MHz, V = 1 V RMS, Total harmonic distortion Supply Positive supply THD R L = 600 Ω, C L = 50 pf, V SOURCE = 3 V p-p See Figure 18 Switch OFF, See Figure 19 f = 0 Hz to 0 khz, See Figure 1 I + V I = or, Switch ON or OFF 3 V 450 MHz 3 V 8 db 3 V 0.09 % 55V 5.5 (1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum 0.01 0.5 0.5 ns μaa 6

www.ti.com TS5A4594 SGLE-CHANNEL 8- SPST ANALOG SWITCH TYPICAL PERFORMANCE 10 T A = 5 C 8 r on Ω 8 6 4 = 3 V = 5 V r on ( 6 4 5 C 40 C 85 C 0 0 1 3 4 5 V (V) Figure 1. r on vs V 0 0 1 3 4 5 V (V) Figure. r on vs V ( = 5 V) 10 1.0 8 40 C 0.8 I (ON) /I (ON) r on ( ) 6 4 5 C 85 C Leakage Current (na) 0.6 0.4 0. I (OFF) /I (OFF) 0 0 1 3 V (V) Figure 3. r on vs V ( = 3 V) 0.0 40 C 85 C T A ( C) Figure 4. Leakage Current vs Temperature ( = 5 V) 5 Charge Injection (pc) 5 0.5 0.0 V 0.5 + = 3 V 1.0 1.5 = 5 V.0.5 3.0 0 1 3 4 5 Bias Voltage (V) Figure 5. Charge-Injection (Q C ) vs V t ON /t OFF (ns) 0 18 16 14 1 10 8 6 t OFF t ON 0 1 3 4 5 6 (V) Figure 6. t ON and t OFF vs Supply Voltage 7

TS5A4594 SGLE-CHANNEL 8- SPST ANALOG SWITCH www.ti.com 1 TYPICAL PERFORMANCE (continued) 3 t ON /t OFF (ns) 11 10 9 t ON 8 7 t OFF 6 40 C 85 C T A ( C) Figure 7. t ON and t OFF vs Temperature ( = 5 V) Logic Level Threshold (na) V IH 1 V IL 0 0 1 3 4 5 6 (V) Figure 8. Logic-Level Threshold vs Gain (db) 0.0 0.5 1.0 1.5.0.5 3.0 3.5 4.0 0.1 1 10 100 1000 Frequency (MHz) Figure 9. Bandwidth (Gain vs Frequency) ( = 5 V) Attenuation (db) 0 10 0 30 40 50 60 70 80 90 100 0.1 1 10 100 1000 Frequency (MHz) Figure 10. OFF Isolation vs Frequency I + (μa) 10 9 8 7 6 5 4 3 1 0 = 5 V = 3 V 40 C 85 C T A ( C) Figure 11. Power-Supply Current vs Temperature THD (%) 0.0 0.15 0.10 0.05 = 3 V = 5 V 0.00 0.1 1 10 100 1000 Frequency (MHz) Figure 1. Total Harmonic Distortion vs Frequency 8

www.ti.com TS5A4594 SGLE-CHANNEL 8- SPST ANALOG SWITCH P DESCRIPTION P NUMBER NAME DESCRIPTION 1 Common Normally open 3 Digital ground 4 Digital control pin to connect to 5 Power supply SYMBOL V V r on r on(flat) I (OFF) I (ON) I (OFF) I (ON) V IH V IL V I I IH, I IL t ON t OFF Q C C (OFF) C (ON) C (OFF) C (ON) C I O ISO BW THD I + Voltage at Voltage at PARAMETER DESCRIPTION DESCRIPTION Resistance between and ports when the channel is ON Difference between the maximum and minimum value of r on in a channel over the specified range of conditions Leakage measured at the port, with the corresponding channel ( to ) in the OFF state Leakage measured at the port, with the corresponding channel ( to ) in the ON state and the output () open Leakage measured at the port, with the corresponding channel ( to ) in the OFF state Leakage measured at the port, with the corresponding channel ( to ) in the ON state and the output () open Minimum input voltage for logic high for the control input () Maximum input voltage for logic low for the control input () Voltage at the control input () Leakage measured at the control input () Turn-on time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control () signal and analog output ( or ) signal when the switch is turning ON. Turn-off time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control () signal and analog output ( or ) signal when the switch is turning OFF. Charge injection is a measurement of unwanted signal coupling from the control () input to the analog ( or ) output. This is measured in coulomb (C) and measured by the total charge induced due to switching of the control input. Charge injection, Q C = C L ΔV, C L is the load capacitance, and ΔV is the change in analog output voltage. Capacitance at the port when the corresponding channel ( to ) is OFF Capacitance at the port when the corresponding channel ( to ) is ON Capacitance at the port when the corresponding channel ( to ) is OFF Capacitance at the port when the corresponding channel ( to ) is ON Capacitance of control input () OFF isolation of the switch is a measurement of OFF-state switch impedance. This is measured in db in a specific frequency, with the corresponding channel ( to ) in the OFF state. Bandwidth of the switch. This is the frequency in which the gain of an ON channel is 3 db below the DC gain. Total harmonic distortion describes the signal distortion caused by the analog switch. This is defined as the ratio of root mean square (RMS) value of the second, third, and higher harmonic to the absolute magnitude of the fundamental harmonic. Static power-supply with the control () pin at or 9

TS5A4594 SGLE-CHANNEL 8- SPST ANALOG SWITCH www.ti.com PARAMETER MEASUREMENT FORMATION + V V Channel ON V I + I V r on V I V I = V IH or V IL Figure 13. ON-State Resistance (r on ) + V V + OFF-State Leakage Current Channel OFF V I = V IH or V IL V I + Figure 14. OFF-State Leakage Current (I (OFF), I (OFF) ) V + V ON-State Leakage Current Channel ON V I = V IH or V IL V I + Figure 15. ON-State Leakage Current (I (ON), I (ON) ) 10

www.ti.com TS5A4594 SGLE-CHANNEL 8- SPST ANALOG SWITCH Capacitance Meter V V BIAS = 0 V V BIAS V V I V I = V IH or V IL Capacitance is measured at,, and inputs during ON and OFF conditions. Figure 16. Capacitance (C I, C (OFF), C (ON), C (OFF), C (ON) ) TEST R L C L V t ON 300 Ω 35 pf V (3) C L () R L t OFF 300 Ω 35 pf Logic Input (1) V I Logic Input (V I ) 50% 50% 0 Switch Output (V ) t ON t OFF 90% 90% (1) All input pulses are supplied by generators having the following characteristics: PRR 10 MHz, Z O = 50 Ω, t r < 5 ns, t f < 5 ns. () C L includes probe and jig capacitance. (3) See Electrical Characteristics for V. Figure 17. Turn-On (t ON ) and Turn-Off Time (t OFF ) Network Analyzer Source Signal 50 V V Channel ON: to V I = or Network Analyzer Setup 50 V I + Source Power = 0 dbm (63-mV P-P at 50- load) DC Bias = 350 mv Figure 18. Bandwidth (BW) 11

TS5A4594 SGLE-CHANNEL 8- SPST ANALOG SWITCH www.ti.com Network Analyzer Source Signal 50 V V Channel OFF: to V I = or Network Analyzer Setup 50 + V I Source Voltage = 1 V RMS DC Bias = 350 mv Figure 19. OFF Isolation (O ISO ) R GEN Logic Input (V I) OFF ON V IH OFF V IL V GEN + V C L (1) V ΔV Logic Input () V I V GEN = 0 to R GEN = 0 C L = 1 nf Q C = C L ΔV V I = V IH or V IL (1) C L includes probe and jig capacitance. () All input pulses are supplied by generators having the following characteristics: PRR 10 MHz, Z O = 50 Ω, t r < 5 ns, t f < 5 ns. Figure 0. Charge Injection (Q C ) Channel ON: to V I = / or / V SOURCE = P-P f SOURCE = 0 Hz to 0 khz LP Filter = 80 khz HP Filter = 10 Hz Audio Analyzer R L = 600 Ω C L = 50 pf / Source Signal 600 V I C L (1) 600 / (1) C L includes probe and jig capacitance. Figure 1. Total Harmonic Distortion (THD) 1

PACKAGE OPTION ADDENDUM www.ti.com 5-Oct-016 PACKAGG FORMATION Orderable Device Status (1) Package Type Package Drawing Pins Package Qty Eco Plan TS5A4594DBVR ACTIVE SOT-3 DBV 5 3000 Green (RoHS & no Sb/Br) TS5A4594DBVRE4 ACTIVE SOT-3 DBV 5 3000 Green (RoHS & no Sb/Br) TS5A4594DBVRG4 ACTIVE SOT-3 DBV 5 3000 Green (RoHS & no Sb/Br) TS5A4594DCKR ACTIVE SC70 DCK 5 3000 Green (RoHS & no Sb/Br) TS5A4594DCKRE4 ACTIVE SC70 DCK 5 3000 Green (RoHS & no Sb/Br) TS5A4594DCKRG4 ACTIVE SC70 DCK 5 3000 Green (RoHS & no Sb/Br) () Lead/Ball Finish (6) MSL Peak Temp (3) Op Temp ( C) Device Marking (4/5) CU NIPDAU Level-1-60C-UNLIM -40 to 85 JSAR CU NIPDAU Level-1-60C-UNLIM -40 to 85 JSAR CU NIPDAU Level-1-60C-UNLIM -40 to 85 JSAR CU NIPDAU Level-1-60C-UNLIM -40 to 85 (JS5 ~ JSF ~ JSR) CU NIPDAU Level-1-60C-UNLIM -40 to 85 (JS5 ~ JSF ~ JSR) CU NIPDAU Level-1-60C-UNLIM -40 to 85 (JS5 ~ JSF ~ JSR) Samples (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. () Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or ) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) (3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device. (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device. Addendum-Page 1

PACKAGE OPTION ADDENDUM www.ti.com 5-Oct-016 (6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. Addendum-Page

PACKAGE MATERIALS FORMATION www.ti.com 3-Aug-017 TAPE AND REEL FORMATION *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Reel Diameter (mm) Reel Width W1 (mm) A0 (mm) B0 (mm) K0 (mm) P1 (mm) W (mm) Pin1 Quadrant TS5A4594DBVR SOT-3 DBV 5 3000 180.0 8.4 3.3 3.17 1.37 4.0 8.0 Q3 TS5A4594DCKR SC70 DCK 5 3000 178.0 9.0.4.5 1. 4.0 8.0 Q3 TS5A4594DCKR SC70 DCK 5 3000 178.0 9..4.4 1. 4.0 8.0 Q3 TS5A4594DCKR SC70 DCK 5 3000 180.0 8.4.47.3 1.5 4.0 8.0 Q3 Pack Materials-Page 1

PACKAGE MATERIALS FORMATION www.ti.com 3-Aug-017 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) TS5A4594DBVR SOT-3 DBV 5 3000 0.0 01.0 8.0 TS5A4594DCKR SC70 DCK 5 3000 180.0 180.0 18.0 TS5A4594DCKR SC70 DCK 5 3000 180.0 180.0 18.0 TS5A4594DCKR SC70 DCK 5 3000 0.0 01.0 8.0 Pack Materials-Page

IMPORTANT TICE Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is and complete. TI s published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services. Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Buyers and others who are developing systems that incorporate TI products (collectively, Designers ) understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, () monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications. TI s provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, TI Resources ) are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer s company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice. TI s provision of TI Resources does not expand or otherwise alter TI s applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource. Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI TELLECTUAL PROPERTY RIGHT, AND LICENSE TO ANY TECHLOGY OR TELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HERE, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. TI RESOURCES ARE PROVIDED AS IS AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDG RESOURCES OR USE THEREOF, CLUDG BUT T LIMITED TO ACCURACY OR PLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND N-FRGEMENT OF ANY THIRD PARTY TELLECTUAL PROPERTY RIGHTS. TI SHALL T BE LIABLE FOR AND SHALL T DEFEND OR DEMNIFY DESIGNER AGAST ANY CLAIM, CLUDG BUT T LIMITED TO ANY FRGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY BATION OF PRODUCTS EVEN IF DESCRIBED TI RESOURCES OR OTHERWISE. EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, DIRECT, PUNITIVE, CIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES CONNECTION WITH OR ARISG OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 66), TI is not responsible for any failure to meet such industry standard requirements. Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S. TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection. Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer s noncompliance with the terms and provisions of this Notice. Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 7565 Copyright 017, Texas Instruments Incorporated