A High Speed CMOS Current Comparator at Low Input Current

Similar documents
A Novel Design Based Approach of High Performance CMOS Based Comparator Using PSpice

Design of Low Voltage Low Power CMOS OP-AMP

Design of High Gain Low Voltage CMOS Comparator

Sensors & Transducers Published by IFSA Publishing, S. L.,

Reading. Lecture 17: MOS transistors digital. Context. Digital techniques:

ECE520 VLSI Design. Lecture 5: Basic CMOS Inverter. Payman Zarkesh-Ha

Comparative Analysis of Compensation Techniques for improving PSRR of an OPAMP

A Low Power Low Voltage High Performance CMOS Current Mirror

Ultra-low voltage high-speed Schmitt trigger circuit in SOI MOSFET technology

Design and Analysis of Low Power Two Stage CMOS Op- Amp with 50nm Technology

Lecture 16. Complementary metal oxide semiconductor (CMOS) CMOS 1-1

d. Can you find intrinsic gain more easily by examining the equation for current? Explain.

A High Speed CMOS Current Comparator in 90 nm CMOS Process Technology

A Low-Power 12 Transistor Full Adder Design using 3 Transistor XOR Gates

Design and Implementation of less quiescent current, less dropout LDO Regulator in 90nm Technology Madhukumar A S #1, M.

[Kumar, 2(9): September, 2013] ISSN: Impact Factor: 1.852

Chapter 6 DIFFERENT TYPES OF LOGIC GATES

STUDY OF VOLTAGE AND CURRENT SENSE AMPLIFIER

Design of Low-Dropout Regulator

DESIGN OF RAIL-TO-RAIL OPERATIONAL AMPLIFIER USING XFAB 0.35µM PROCESS

Rail-To-Rail Output Op-Amp Design with Negative Miller Capacitance Compensation

Design of a Capacitor-less Low Dropout Voltage Regulator

Research and Design of Envelope Tracking Amplifier for WLAN g

A HIGH EFFICIENCY CHARGE PUMP FOR LOW VOLTAGE DEVICES

Low Power High Speed Differential Current Comparator

Enhancing the Slew rate and Gain Bandwidth of Single ended CMOS Operational Transconductance Amplifier using LCMFB Technique

A Novel Continuous-Time Common-Mode Feedback for Low-Voltage Switched-OPAMP

Topic 6. CMOS Static & Dynamic Logic Gates. Static CMOS Circuit. NMOS Transistors in Series/Parallel Connection

A New Design Technique of CMOS Current Feed Back Operational Amplifier (CFOA)

IN RECENT years, low-dropout linear regulators (LDOs) are

Module 4 : Propagation Delays in MOS Lecture 19 : Analyzing Delay for various Logic Circuits

CMOS 0.35 µm Low-Dropout Voltage Regulator using Differentiator Technique

CHAPTER 5 DESIGN AND ANALYSIS OF COMPLEMENTARY PASS- TRANSISTOR WITH ASYNCHRONOUS ADIABATIC LOGIC CIRCUITS

ECE 334: Electronic Circuits Lecture 10: Digital CMOS Circuits

Lecture Summary Module 1 Switching Algebra and CMOS Logic Gates

Atypical op amp consists of a differential input stage,

Analysis of Low Power-High Speed Sense Amplifier in Submicron Technology

Self-timed Refreshing Approach for Dynamic Memories

Zero Steady State Current Power-on-Reset Circuit with Brown-Out Detector

ISSN:

3. COMPARING STRUCTURE OF SINGLE GATE AND DOUBLE GATE MOSFET WITH DESIGN AND CURVE

Design of a Sample and Hold Circuit using Rail to Rail Low Voltage Compact Operational Amplifier and bootstrap Switching

ADIABATIC LOGIC FOR LOW POWER DIGITAL DESIGN

Design Of Two Stage CMOS Op-Amp With Low Power And High Slew Rate.

DESIGN OF A NOVEL CURRENT MIRROR BASED DIFFERENTIAL AMPLIFIER DESIGN WITH LATCH NETWORK. Thota Keerthi* 1, Ch. Anil Kumar 2

Study of Differential Amplifier using CMOS

International Journal of ChemTech Research CODEN (USA): IJCRGG ISSN: Vol.7, No.2, pp ,

Digital Integrated Circuits Designing Combinational Logic Circuits. Fuyuzhuo

Design of Rail-to-Rail Op-Amp in 90nm Technology

Design of High Gain Two stage Op-Amp using 90nm Technology

Digital logic families

BICMOS Technology and Fabrication

A Compact Folded-cascode Operational Amplifier with Class-AB Output Stage

Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem

Design for MOSIS Education Program

Novel Buffer Design for Low Power and Less Delay in 45nm and 90nm Technology

Comparative Analysis of Adiabatic Logic Techniques

IMPLEMENTATION OF A LOW-KICKBACK-NOISE LATCHED COMPARATOR FOR HIGH-SPEED ANALOG-TO-DIGITAL DESIGNS IN 0.18

What is the typical voltage gain of the basic two stage CMOS opamp we studied? (i) 20dB (ii) 40dB (iii) 80dB (iv) 100dB

Low Power Design of Schmitt Trigger Based SRAM Cell Using NBTI Technique

Performance Analysis of Narrowband and Wideband LNA s for Bluetooth and IR-UWB

Low-Voltage Low-Power Switched-Current Circuits and Systems

Digital Electronics Part II - Circuits

Design and Analysis of f2g Gate using Adiabatic Technique

CPE/EE 427, CPE 527 VLSI Design I CMOS Inverter. CMOS Inverter: A First Look

Design of 1.8V, 72MS/s 12 Bit Pipeline ADC in 0.18µm Technology

Design Analysis and Performance Comparison of Low Power High Gain 2nd Stage Differential Amplifier Along with 1st Stage

Design & Analysis of Low Power Full Adder

EE434 ASIC & Digital Systems

International Journal of Scientific & Engineering Research, Volume 6, Issue 7, July ISSN

Digital Integrated Circuits Designing Combinational Logic Circuits. Fuyuzhuo

Low Power and Fast Transient High Swing CMOS Telescopic Operational Amplifier

A Comparative Study of Π and Split R-Π Model for the CMOS Driver Receiver Pair for Low Energy On-Chip Interconnects

EE 501 Lab9 Widlar Biasing Circuit and Bandgap Reference Circuit

A Compact 2.4V Power-efficient Rail-to-rail Operational Amplifier. Strong inversion operation stops a proposed compact 3V power-efficient

Energy Efficient Design of Logic Circuits Using Adiabatic Process

Design of High speed CMOS current comparator

DESIGN OF ADIABATIC LOGIC BASED COMPARATOR FOR LOW POWER AND HIGH SPEED APPLICATIONS

Design of Energy Efficicent CMOS Current Comparator

Design of Low Voltage and High Speed Double-Tail Dynamic Comparator for Low Power Applications

MAS.836 HOW TO BIAS AN OP-AMP

Design of Robust CMOS Amplifiers Combining Advanced Low-Voltage and Feedback Techniques

COMPREHENSIVE ANALYSIS OF ENHANCED CARRY-LOOK AHEAD ADDER USING DIFFERENT LOGIC STYLES

Improved Two Phase Clocked Adiabatic Static CMOS Logic Circuit

A Current Mirroring Integration Based Readout Circuit for High Performance Infrared FPA Applications

DESIGN OF A FULLY DIFFERENTIAL HIGH-SPEED HIGH-PRECISION AMPLIFIER

DESIGN AND ANALYSIS OF LOW POWER CHARGE PUMP CIRCUIT FOR PHASE-LOCKED LOOP

LOW POWER FOLDED CASCODE OTA

Keywords - Analog Multiplier, Four-Quadrant, FVF Differential Structure, Source Follower.

Efficient Current Feedback Operational Amplifier for Wireless Communication

Design of A Low Voltage Low Power CMOS Current Mirror with Enhanced Dynamic Range

A Low Power Array Multiplier Design using Modified Gate Diffusion Input (GDI)

DESIGN AND IMPLEMENTATION OF A LOW VOLTAGE LOW POWER DOUBLE TAIL COMPARATOR

Basic Circuits. Current Mirror, Gain stage, Source Follower, Cascode, Differential Pair,

Analysis and Design of High Speed Low Power Comparator in ADC

DESIGN HIGH SPEED, LOW NOISE, LOW POWER TWO STAGE CMOS OPERATIONAL AMPLIFIER. Himanshu Shekhar* 1, Amit Rajput 1

Design & Simulation of Half Adder Circuit Using AVL technique based on CMOS Technology

Implementation of 1-bit Full Adder using Gate Difuision Input (GDI) cell

Constant-Gm, Rail-to-Rail Input Stage Operational Amplifier in 0.35μm CMOS

A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER

Transcription:

Jigyasa Singh et al Int. Journal of Engineering Research and Applications RESEARCH ARICLE OPEN ACCESS A High Speed CMOS Current Comparator at Low Input Current Jigyasa Singh, Sampath Kumar V. JSS Academy of echnical Education, Noida 201301, India Abstract Analysis of high speed CMOS current is presented with low input impedance using a simple biasing method. he simulation results from PSPICE demonstrate the propagation delay at low input currents at supply voltages of 1.8v, 2v, 2. 2v and stability analysis using 0.25um CMOS technology. So it is suitable to high speed applications. Keywords Current s, propagation delay, positive feedback, signal processing. I. INRODUCION Current s are important building blocks within many analogue circuits designs. In particular, they are used for front-end signal processing applications and increasingly within neuromorphic electronic systems [1,2]. A/D converters may be designed using current-mode technologies. Since many digital and analog circuits have been tried to switch from voltage mode to current, mode operations. Current s may be the key elements. It consumes less power dissipation, achieves more dynamic range and high operation speed. hus the current mode circuit design methodology receives increasingly wide attention in recent years [3,4]. In order to detect low current with high speed, many current s have been proposed. he simplest current with positive feedback and low input impedance is shown in fig.1 [5] i.e. raff current. When the input current (Iin) flows into the circuit through V1, Vout is high. When input current (Iin) flows out of the circuit, Vout is low. CMOS inverters at the output stage to give rail-to-rail voltage swing. If the input current is small enough, there exists a deadband problem where the input impedance is quite high during input transition thus limiting the speed of operation. 1 2 Iin M1 M2 V2 M3 V1 M4 Fig.1 For reducing the deadband region of current change its biasing scheme from class B to class AB. Another approach using resistor feedback to detect small currents shown in fig.2 [6].A simple current-source inverting amplifier seems attractive for many applications, but its large output resistance prevents its use at high speed, especially for capacitive loads. High speed current requires low input impedance for increased current sourcing and sinking capability. Input and output resistance can be reduced by resistive feedback in first inverting amplifier in the input stage of current. More inverters are required at the output stage to produce rail-to-rail output swing. his is good for high speed at low input current but the power consumption is much higher due to constant current. M5 M6 Vout 127 P a g e

Jigyasa Singh et al Int. Journal of Engineering Research and Applications Fig.2 II. Since the response of original current s degrades drastically at low input current. One of the most significant problem of deadband has been minimized. Fig.3 shows the current which has one diode-connected enhance the speed. M8-M11 are the pairs of CMOS inverters to amplify the output signal. he two transistors Mp and Mn are used to adjust the inverter threshold voltage of M8 and M9 using different voltages values of Vn and Vp. For typical case Gate of Mp i.e. Vp is connected to ground and Mn i.e. Vn is connected to Vdd. Fig.3 transistor NMOS transistor instead of using two to provide voltage drop between the gates of M1 and M2. M3 and M5 forms the reference current generating stage. Input current (Iin) is connected to the first stage of the circuit. he drain and source of M4 is connected to the gates of M6 and M7. M4 is used to give higher current for charging and discharging the gates of M8 and M9 and thus III. PERFORMANCE ANALYSIS he current is simulated for various input currents and compared with circuits of fig.[1] and fig.[2] at Vdd=1.8v,2v,2.2v using 0.25um. Fig.4,5,6 shows the transient analysis of three different current s. In this propagation delay of current s is presented. he propagation delay is defined as the difference of time 128 P a g e

200uA 150uA 100uA 50uA 0A I(I1) ime 2.0V 1.5V 1.0V 0.5V 200uA 150uA 100uA 0V V(VOU) ime 50uA 2.0V 1.6V 1.2V 0.8V 0.4V 0A I(I1) ime -0.4V V(VOU) ime 2.0V 1.6V 1.2V 0.8V 0.4V 0V 0V -0.4V V(VOU) ime Propagation Jigyasa Singh et al Int. Journal of Engineering Research and Applications between the output and input when they reach the 50% of the total variation. he speed of current is much faster than other two s at 190uA and low power consumption is achieved at 1.8v. he resistor feedback is also good for high speed at low input current but the delay time is still longer than the current. ransient analysis of raff current Fig.4 ransient analysis of resistor feedback current IV.ISON ABLES RANSIEN ANALYSIS FOR PROPAGAION DELAY ABLE 1: Comparison of current s at Vdd=1.8v RESISIVE FEEDBACK A OR VDD= 1.8V Input current propagation propagation propagatio (ua) n 190 421.466 326.5655 310.1485 195 411.7385 347.636 330.4525 200 406.1915 354.861 340.8425 205 396.9805 356.813 354.816 210 395.381 359.0665 355.914 215 386.907 384.572 385.5225 220 382.747 405.591 401.9985 225 376.164 408.2525 410.286 Graph(a) of able1 Propagation delay vs Input current 420 Fig.5 400 ransient analysis of current Fig.6 380 360 340 320 300 180 200 220 240 Input current(ua) RESISIVE FEEDBACK 129 P a g e

propagation Propagation Jigyasa Singh et al Int. Journal of Engineering Research and Applications ABLE2: Comparison of current s at Vdd=2v VDD =2V Input curren t (ua) A OR Propagation Graph(b) of able 2 500 470 440 410 380 350 320 290 260 230 0 5 10 RESISIVE FEEDBACK A OR Propagation input current(ua) propagatio n 190 458.669 257.236 250.1485 195 455.659 298.955 284.4525 200 453.05 318.6625 315.8425 205 450.877 322.6635 315.816 210 448.6555 325.5635 320.914 215 434.4925 326.429 322.5225 220 398.7235 328.499 329.9985 225 396.5835 329.2535 331.286 Propagation delay vs input current RESISIV E FEEDBAC K ABLE 3: Comparison of current s at Vdd=2.2v VDD= 2.2V Input current (ua) propagation RESISIVE FEEDBAC K A OR propagation propagatio n 190 334.436 327.1645 322.1485 195 331.4125 331.27 324.4525 200 324.0825 345.232 335.8425 205 313.954 356.4445 336.816 210 306.5965 357.155 342.914 215 299.647 358.0365 348.5225 220 292.1155 359.98 355.9985 225 283.0775 359.28 360.286 Graph(c) of able 3 410 390 370 350 330 310 290 270 250 Propagation delay vs input current 0 5 10 input current(ua) RESISIV E FEEDBAC K V.AC ANALYSIS FOR SABILIY Phase margin and Gain margin of raff current able 1a raff current Phase margin Gain With stability 50.45590 12.73633 Without stability 42.68272 6.30394 130 P a g e

50-0 -50-100 -150 DB(V(OU)) -0d -100d -200d -300d -400d -500d -600d P(V(OU)) 50-0 -50-100 -150 DB(V(OU)) -0d -100d -200d -300d -400d -500d -600d P(V(OU)) Power dissipation(mw) Jigyasa Singh et al Int. Journal of Engineering Research and Applications Phase margin and gain margin of resistor feedback current able 1b With stability Iin-Iref (ma) Phase margin Gain 2mA(50-48) 49.99984 10.34619 4mA(50-46) 52.54245 11.33189 6mA(50-44) 53.95440 11.32349 10mA(50-40) 55.48013 11.31445 Without stability Iin-Iref (ma) Phase margin Gain 2mA(50-48) 49.99984 10.34619 4mA(50-46) 52.54245 11.33189 6mA(50-44) 53.95440 11.32349 10mA(50-40) 55.48013 11.31445 Phase margin and gain margin of current (Without stability) (With stability) able 1c current Phase margin Gain Without 30.14507 7.72318 stability With stability 48.55657 12.76250 POWER DISSIPAION Power dissipation with respect to Vdd 3 2.5 2 1.5 1 0.5 0 1.8 2 2.2 Vdd(v) Graph (d) raff current Resistive feedback current able 1,2,3 shows the propagation delay and its graph a,b,c. able 1a, 1b, 1c shows the stability analysis of three different current s. Graph (d) represents the power dissipation with respect to Vdd. VI. CONCLUSION In this paper a high speed CMOS current is presented using simple biasing method. In addition to less number of transistors the performance is better than both the s. From simulated results we concluded that current at 2v is much stable, delay time reduces with optimum power dissipation is achieved. REFERENCES [1] D.J. Banks, P.degenaar, and C.oumazou, A colour and intensity contrast segmentation algorithm for current mode pixel distributed edge Detection, Eurosensors XIX, Barcelona,2005. [2] D.J. Banks, P.Degenaar, and C.oumazou, Distributed Current-mode Image processing Filters, Electronics letters, 41, pp.1201-1202, 2005. 131 P a g e

Jigyasa Singh et al Int. Journal of Engineering Research and Applications [3] H.Hassan, M. Anis, and M. Elmasry, MOS current mode circuits: Analysis, Design, and variability, IEEE ransactions on VLSI, Vol. 13, no.8, pp. 885-898, Aug.2005. [4] G.K. Balachandran and P.E. Allen, Switched current circuits in digital CMOS technology with low charge-injection Errors, IEEE journal of solid-state circuits,vol. 37, no. 10 pp. 1271-1281, oct.2002. [5] H.raff, Novel approach to high speed CMOS current s, Electron. Lett. Vol.28, no. 3, pp. 310-312, 1992. [6] B.-M. Min and S.-W. Kim, High performance CMOS current using resistive feedback network, Electron lett. vol. 34, no.22, pp.2074-2076, 1998. [7] A.ang and C.oumazou, High performance CMOS current s, Electronicslett.,vol.33,no.22,pp.1829-1830, 1997. [8] L.Ravezzi, D.Stoppa and G.-F Dalla Betta, Simple high speed CMOS current s, Electronicslett.vol.33,no.22,pp.1829-1830, 1997. 132 P a g e

2024 © hobbydocbox.com Privacy Policy | Terms of Service | Feedback