Minute Alarm Clock. David Peled LaGuardia Community College

Similar documents
DIGITAL ELECTRONICS. Methods & diagrams : 1 Graph plotting : - Tables & analysis : - Questions & discussion : 6 Performance : 3

Digital Logic Circuits

COMPUTER ORGANIZATION & ARCHITECTURE DIGITAL LOGIC CSCD211- DEPARTMENT OF COMPUTER SCIENCE, UNIVERSITY OF GHANA

E-Tec Module Part No

Number system: the system used to count discrete units is called number. Decimal system: the number system that contains 10 distinguished

ENG 100 Electric Circuits and Systems Lab 6: Introduction to Logic Circuits

Java Bread Board Introductory Digital Electronics Exercise 2, Page 1

Lecture 02: Digital Logic Review

Logic diagram: a graphical representation of a circuit

Project Board Game Counter: Digital

Module -18 Flip flops

UC Berkeley CS61C : Machine Structures

UC Berkeley CS61C : Machine Structures

Positive and Negative Logic

The Non Inverting Buffer

Digital Logic Circuits

UC Berkeley CS61C : Machine Structures

(B) The simplest way to measure the light intensity is using a photodiode in the photoconductive mode:

1. The decimal number 62 is represented in hexadecimal (base 16) and binary (base 2) respectively as

Exercise 1: AND/NAND Logic Functions

Laboratory Manual CS (P) Digital Systems Lab

CS/ECE 252: INTRODUCTION TO COMPUTER ENGINEERING UNIVERSITY OF WISCONSIN MADISON

CS302 - Digital Logic Design Glossary By

a b y UC Berkeley CS61C : Machine Structures Hello Helo,world!

Course Overview. Course Overview

EECS 150 Homework 4 Solutions Fall 2008

Computer Systems and Networks. ECPE 170 Jeff Shafer University of the Pacific. Digital Logic

DIGITAL CIRCUITS AND SYSTEMS ASSIGNMENTS 1 SOLUTIONS

LSN 3 Logic Gates. ECT 224 Digital Computer Fundamentals. Department of Engineering Technology

In this lecture: Lecture 3: Basic Logic Gates & Boolean Expressions

Analog, Digital, and Logic

CHAPTER 6 DIGITAL INSTRUMENTS

CONTENTS Sl. No. Experiment Page No

EE 42/100 Lecture 24: Latches and Flip Flops. Rev B 4/21/2010 (2:04 PM) Prof. Ali M. Niknejad

Computer Architecture (TT 2012)

Brought to you by. Priti Srinivas Sajja. PS01CMCA02 Course Content. Tutorial Practice Material. Acknowldgement References. Website pritisajja.

3.1 There are three basic logic functions from which all circuits can be designed: NOT (invert), OR, and

Chapter 4: FLIP FLOPS. (Sequential Circuits) By: Siti Sabariah Hj. Salihin ELECTRICAL ENGINEERING DEPARTMENT EE 202 : DIGITAL ELECTRONICS 1

ENGIN 112 Intro to Electrical and Computer Engineering

EE 42/100 Lecture 24: Latches and Flip Flops. Rev A 4/14/2010 (8:30 PM) Prof. Ali M. Niknejad

Course Outline Cover Page

This Figure here illustrates the operation for a 2-input OR gate for all four possible input combinations.

Computer Architecture: Part II. First Semester 2013 Department of Computer Science Faculty of Science Chiang Mai University

CSCI "Decoders & Demultiplexers"

1.) If a 3 input NOR gate has eight input possibilities, how many of those possibilities result in a HIGH output? (a.) 1 (b.) 2 (c.) 3 (d.) 7 (e.

DIGITAL ELECTRONICS QUESTION BANK

EXPERIMENT 12: DIGITAL LOGIC CIRCUITS

Logic Families. Describes Process used to implement devices Input and output structure of the device. Four general categories.

Preface... iii. Chapter 1: Diodes and Circuits... 1

EECS-140/141 Introduction to Digital Logic Design Lecture 7:Sequential Logic Basics

Digital Fundamentals. Lab 4 EX-OR Circuits & Combinational Circuit Design

DIGITAL LOGIC CIRCUITS

Introduction to Electronics. Dr. Lynn Fuller

0 0 Q Q Q Q

Lab 2 Revisited Exercise

Adder Comparator 7 segment display Decoder for 7 segment display D flip flop Analysis of sequential circuits. Sequence detector

Spec. Instructor: Center

IES Digital Mock Test

Electronics. Digital Electronics

ECET 211 Electric Machines & Controls Lecture 7 Relays. Lecture 7 Relays

EMT1250 LABORATORY EXPERIMENT. EXPERIMENT # 4: Combinational Logic Circuits. Name: Date:

Fan in: The number of inputs of a logic gate can handle.

UNIVERSITY OF BOLTON SCHOOL OF ENGINEERING BENG (HONS) ELECTRICAL & ELECTRONICS ENGINEERING SEMESTER TWO EXAMINATION 2017/2018

Sequential Logic Circuits

ENGR-2300 Electronic Instrumentation Quiz 3 Spring Name: Solution Please write you name on each page. Section: 1 or 2

CPE/EE 427, CPE 527 VLSI Design I: Homeworks 3 & 4

Sequential Logic Circuits

ENGG1015: lab 3. Sequential Logic

logic system Outputs The addition of feedback means that the state of the circuit may change with time; it is sequential. logic system Outputs

Objective Questions. (a) Light (b) Temperature (c) Sound (d) all of these

2 Logic Gates THE INVERTER. A logic gate is an electronic circuit which makes logic decisions. It has one output and one or more inputs.

UNIT E1 (Paper version of on-screen assessment) A.M. WEDNESDAY, 8 June hour

Lecture 7: Components of Phase Locked Loop (PLL)

LESSON PLAN. Sub Code & Name: ME2255 Electronics and Microprocessors Unit : I Branch : ME Semester: IV UNIT I SEMICONDUCTORS AND RECTIFIERS 9

Gates and Circuits 1

Digital Fundamentals. Logic gates

Digital Electronics Course Objectives

Study and Implementation of Phase Frequency Detector and Frequency Divider 45nm using CMOS Technology

ELECTROVATE. Electromania Problem Statement Discussion

Baker Ch 13: Clocked Circuits

COMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS Hardware implementation and software design

5. (Adapted from 3.25)

NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

Chapter 3 Describing Logic Circuits Dr. Xu

Classification of Digital Circuits

PWM System. Microcomputer Architecture and Interfacing Colorado School of Mines Professor William Hoff

Electronic Instrumentation

Digital Systems Principles and Applications TWELFTH EDITION. 3-3 OR Operation With OR Gates. 3-4 AND Operations with AND gates

Serial Addition. Lecture 29 1

1. What is the major problem associated with cascading pass transistor logic gates?

Finite State Machines CS 64: Computer Organization and Design Logic Lecture #16

LOGIC GATES AND LOGIC CIRCUITS A logic gate is an elementary building block of a Digital Circuit. Most logic gates have two inputs and one output.

Chapter 4: The Building Blocks: Binary Numbers, Boolean Logic, and Gates

Engr354: Digital Logic Circuits

CSE 260 Digital Computers: Organization and Logical Design. Midterm Solutions

For the op amp circuit above, how is the output voltage related to the input voltage? = 20 k R 2

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) SUMMER-16 EXAMINATION Model Answer

Total No. of Questions : 40 ] [ Total No. of Printed Pages : 7. March, Time : 3 Hours 15 Minutes ] [ Max. Marks : 90

hij Teacher Resource Bank GCE Electronics Exemplar Examination Questions ELEC2 Further Electronics

Asst. Prof. Thavatchai Tayjasanant, PhD. Power System Research Lab 12 th Floor, Building 4 Tel: (02)

Transcription:

Minute Alarm Clock Thania Miah, Yogeeta Toramall, Reana Ramkhallawan, & Magi Mohamed Forest Hills High School, and High School for Health Professions and Human Services Thani_13@yahoo.com, yogeeta875@yahoo.com, Magi.mohammed08@gmail.com, & reana515@yahoo.com David Peled LaGuardia Community College davidp@lagcc.cuny.edu Abstract Today s society is all about advancements in technology. A study was conducted to help people understand how technology was designed to make tasks perform. Technology is nothing more than thousands of logic gates combined to make a certain task work. Logic gates perform a logical task, where one or more inputs release a single output. Using this concept, the objective of this project was to create a military clock. To create a military clock we used the knowledge of basic logic gates such as the AND, NOT, OR, and NAND to get this task accomplished. Using these gates on a circuit board along with Flip Flop and clock helped us to create the minutes up to 59 and resetting itself automatically to 0. Using Flip Flop and clock together helped us stop the count at 59 and to not continue up to 99 then going back to 0. This is because when these devices are connected, the clock will receive an impulse to stop at 59 and reset back to 0. During this project we found out that technology works in a simple true or false function also known as a Boolean Expression according to C. Wood. That any 0 (false, no, or not true input) and 1 (true, yes, and not false input) will lead to a true or false output. In conclusion, when we want a digital device to do something it will give you a yes or no option and you decide what you want. This is how technology performs tasks. Introduction In this experiment, our goal was to design a 24-hour military clock. Before designing, we had to learn the basic principles of electronic gates. According to C. Wood, "logic gates are the building blocks of digital circuits." The most common gates that we learned were the "-and", "-or", and "-not" gates. Upon studying gates, we learned the concepts of inputs and outputs. In order for a gate to function, there must be an input or multiple inputs, except the NOT gate, which only has one input. The inputs can only be two numbers which are 0 and 1. These inputs then result with outputs that are also in the form of 0's and 1's. These 0's and 1's can represent something being true or false; or high and low; or a switch being turned on and off. However, that depends

on each gate's situation. For example, with the AND gate, the output is only true when both inputs are true (1). If that is not the case, the output is false (0). With the OR gate, the output will be false if both inputs are false. Also, if either or both inputs are true, the output will be true as well. As for the NOT gate, it negates the input being that it only has one input. An example is if the input is 0 (false), the output will be 1 (true). These gates can be combined to form other gates. For example, when the NOT and the AND gates are combined, they form the NAND logic gate. In addition to that, if the NOT and OR gates are combined, the NOR gate is formed. These combinations of logic gates form circuits designed with specific tasks in mind. Experimental Procedure and Setup This experiment must be constructed on a circuit board. The parts of the board must be understood before building the alarm clock. The clock must first be connected to all the T s in the first four flip flops. The resets in every flip flop should be connected to each other. The Q in FF1 (flip flop 1) is connected to the J and K of FF2 and it is also connected to the input of the first AND gate. The Q in FF1 is connected to (1). The Q of FF2 is connected to the input of the first AND gate and also to (2). The output of the first AND gate connects to the input of the second AND gate and connects to the J and K in FF3. The Q of FF3 is connected to the input of the second AND gate and connects to (4). The output of the second AND gate is connected to the J and K of FF4. The Q of FF4 is connected to (8). All these steps are repeated for the next four flip flops. The only difference is that the T in FF5 will not be connected to the clock. In both sets the EN is grounded. The Q in FF2 connects to a NOT gate and the output of the gate is connected to the input of the first OR gate. The Q in FF4 connects to a NOT gate and the output of the gate is connected to the input of the first OR gate. The Q in FF3 and Q in FF1 are connected to the input of the first OR gate. This is repeated for the second set of four flip flops. The output of the second OR gate goes to reset. The output of the first OR gate is connected to first T in the second group of four flip flops. The Q in FF5 is connected to NOT gate and its output is connected to the input of the NAND gate. The Q in FF7 is connected to NOT gate and its output is connected to the input of the NAND gate. Both the Q in FF6 and FF8 are connected to the NAND gate. The output of the NAND gate is connected to reset.

Diagram 1: Circuit board diagram of an alarm clock.

Experimental Results and Discussion This experiment had led to creating a minute based alarm clock on a circuit board. The circuit on the board counts up to 59 and resets itself automatically to 0 exactly like the minute digits on a clock. However when combined with the hours, minutes and seconds it becomes an actual clock. Constructing an alarm clock needs the basic principles of the AND, OR, NOT, and NAND gates including the knowledge of the truth tables. The truth tables were based on L. Wittgenstein s ideas and theories. Table 1: truth table for the AND gate. input input output 0 0 0 Table 3: truth table for the NOT gate Input Output 0 1 1 0 Table 4: truth table for the NAND gate (NOT AND). input input Output 0 0 1 0 1 1 1 0 1 1 1 0 0 1 0 1 0 0 1 1 1 Table 2: truth table for the OR gate. input input Output 0 0 0 0 1 1 1 0 1 1 1 1 Conclusion During our experiment, we had encountered many challenges. One of those challenges was to get the numbers to reset at 59. That took us quite some time to figure it out. However the understandings of basic logic gates assisted in completed the experiment which had worked accurately. Acknowledgments We thank our professor s assistant Mithlesh Dev for assisting and guiding us during the experiment. We gratefully acknowledge LaGuardia Community College college now program for providing us with everything that was necessary.

References Calderwood, D. Introduction to Logic Gates. http://isweb.redwoods.cc.ca.us/instruct/cal derwoodd/diglogic/index.htm Wittgenstein, L. (1992) Logical- Philosophical Trestise. Wilhem Ostward s Annalen der Naturphilosophie http://en.wikipedia.org/wiki/tractatus_logi co-philosophicus