8Mb (1M x 8) One-time Programmable, Read-only Memory

Similar documents
8Mb (1M x 8) One-time Programmable, Read-only Memory

Fast read access time 70ns Low-power CMOS operation 100μA max standby 30mA max active at 5MHz. JEDEC standard packages 32-lead PDIP 32-lead PLCC

4-Megabit (512K x 8) OTP EPROM AT27C040

256K (32K x 8) OTP EPROM AT27C256R

512K (64K x 8) Unregulated Battery. Programmable, Read-only Memory

1Mb (128K x 8) Low Voltage, One-time Programmable, Read-only Memory

1Mb (128K x 8) Unregulated Battery Voltage, One-time Programmable, Read-only Memory

256K (32K x 8) Unregulated Battery. Programmable, Read-only Memory

1-Megabit (128K x 8) Unregulated Battery-Voltage OTP EPROM AT27BV010

4-Megabit (256K x 16) OTP EPROM AT27C4096

1-Megabit (64K x 16) OTP EPROM AT27C1024

1Mb (64K x 16) Unregulated Battery Voltage, High-speed, One-time Programmable, Read-only Memory


256K (32K x 8) Unregulated Battery-Voltage High-Speed OTP EPROM AT27BV256

4-Megabit (512K x 8) OTP EPROM AT27C040. Features. Description. Pin Configurations

SOIC (SOP) NC A8 A9 A10 A11 A12 A13 A14 A15 A16 NC A18 A17 A7 A6 A5 A4 A3 A2 A1 A0 BYTE/VPP GND O15/A-1 GND O7 O14 O6 O13 O5 O12 O4 VCC

8-Megabit (1M x 8) OTP EPROM AT27C080. Features. Description. Pin Configurations

1-Megabit (128K x 8) OTP EPROM AT27C010

Battery-Voltage. 1-Megabit (64K x 16) Unregulated. High-Speed OTP EPROM AT27BV1024. Features. Description. Pin Configurations

1-Megabit (64K x 16) OTP EPROM AT27C1024

Battery-Voltage. 1-Megabit (128K x 8) Unregulated OTP EPROM AT27BV010. Features. Description. Pin Configurations

2-Megabit (128K x 16) OTP EPROM AT27C2048

256K (32K x 8) Paged Parallel EEPROM AT28C256

4-megabit (512K x 8) Single 2.7-volt Battery-Voltage Flash Memory AT29BV040A

2-megabit (256K x 8) Unregulated Battery-Voltage High-speed OTP EPROM AT27BV020

512K (64K x 8) Multiplexed. Addresses/Outputs. Low-voltage OTP EPROM AT27LV520

HT27C020 OTP CMOS 256K 8-Bit EPROM

NM27C ,288-Bit (64K x 8) High Performance CMOS EPROM

NMC27C32B Bit (4096 x 8) CMOS EPROM

NM27P Bit (256k x 8) POP Processor Oriented CMOS EPROM

NM27C040 4,194,304-Bit (512K x 8) High Performance CMOS EPROM

NM27C010 1,048,576-Bit (128K x 8) High Performance CMOS EPROM

FM27C ,144-Bit (32K x 8) High Performance CMOS EPROM

Am27C Megabit (524,288 x 8-Bit) CMOS EPROM DISTINCTIVE CHARACTERISTICS GENERAL DESCRIPTION BLOCK DIAGRAM

PY263/PY264. 8K x 8 REPROGRAMMABLE PROM FEATURES DESCRIPTION. EPROM Technology for reprogramming. Windowed devices for reprogramming.

APPLICATION NOTE. ATA6629/ATA6631 Development Board V2.2 ATA6629/ATA6631. Introduction

ATF15xx Power-On Reset Hysteresis Feature. Abstract. Features. Complex Programmable Logic Device APPLICATION NOTE

NTE27C256 12D, NTE27C256 15D, NTE27C256 70D Integrated Circuit 256 Kbit (32Kb x 8) UV EPROM 28 Lead DIP Type Package

M27C Mbit (512Kb x 8) UV EPROM and OTP EPROM. Feature summary

NTE27C D Integrated Circuit 2 Mbit (256Kb x 8) UV EPROM

Obsolete Product(s) - Obsolete Product(s)

27C Bit ( x 8) UV Erasable CMOS PROM Military Qualified

P4C1257/P4C1257L. ULTRA HIGH SPEED 256K x 1 STATIC CMOS RAMS FEATURES DESCRIPTION. Full CMOS. Separate Data I/O

M27C256B. 256 Kbit (32Kb 8) UV EPROM and OTP EPROM. Feature summary

NM27C Bit (64K x 8) High Performance CMOS EPROM

P4C164LL. VERY LOW POWER 8Kx8 STATIC CMOS RAM FEATURES DESCRIPTION V CC. Current (Commercial/Industrial) Operating: 55 ma CMOS Standby: 3 µa

NMC27C64 65,536-Bit (8192 x 8) CMOS EPROM

P4C1299/P4C1299L. ULTRA HIGH SPEED 64K x 4 STATIC CMOS RAM FEATURES DESCRIPTION. Full CMOS, 6T Cell. Data Retention with 2.0V Supply (P4C1299L)

5V 128K X 8 HIGH SPEED CMOS SRAM

APPLICATION NOTE. AT11009: Migration from ATxmega64D3/128D3/192D3/256D3 Revision E to Revision I. Introduction. Features.

ATA2526. Low-voltage IR Receiver ASSP DATASHEET. Features. Applications

GLS27SF / 1 / 2 / GLS27SF010 / GLS27SF020

P4C1256L LOW POWER 32K X 8 STATIC CMOS RAM FEATURES DESCRIPTION V CC. Current (Commercial/Industrial) Operating: 70mA/85mA CMOS Standby: 100µA/100µA

GENERAL DESCRIPTION FEATURES. FEDR27V3202F Semiconductor This version: Oct MR27V3202F

2K x 8 Reprogrammable PROM

M27C Kbit (64K x8) UV EPROM and OTP EPROM. Features


P4C1041 HIGH SPEED 256K x 16 (4 MEG) STATIC CMOS RAM

TMS27C BY 16-BIT UV ERASABLE TMS27PC BY 16-BIT PROGRAMMABLE READ-ONLY MEMORIES

Atmel U6032B. Automotive Toggle Switch IC DATASHEET. Features. Description

AT15291: Migrating QTouch Designs from SAM D MCUs to SAM C MCUs. Scope. Features. QTouch APPLICATION NOTE

IS39LV040 / IS39LV010 / IS39LV512

ELECTROSÓN M27C Mbit (128Kb x8) UV EPROM and OTP EPROM

8K x 8 EPROM CY27C64. Features. Functional Description. fax id: 3006

1Mb Ultra-Low Power Asynchronous CMOS SRAM. Features. Power Supply (Vcc) Operating Temperature A 0 -A 16 I/O 0 -I/O 7

32K x 8 Power Switched and Reprogrammable PROM

Pm39LV512 / Pm39LV010

Atmel ATA6629/ Atmel ATA6631 Development Board V2.2. Application Note. Atmel ATA6629/ATA6631 Development Board V

E M27V Mbit (512Kb x 8) Low Voltage UV EPROM and OTP EPROM

1-of-2 decoder/demultiplexer

Highperformance EE PLD ATF16LV8C


OKI Semiconductor MR27V12800J

P4C147 ULTRA HIGH SPEED 4K x 1 STATIC CMOS RAM

Highperformance EE PLD ATF22V10B. Features. Logic Diagram. Pin Configurations. All Pinouts Top View

Quad 2-input NAND buffer (open collector) The 74F38 provides four 2-input NAND functions with open-collector outputs.

74LCX139 Low voltage CMOS Dual 2 to 4 decoder / demultiplexer Features Description Order codes

M27C Mbit (256Kb x 8) UV EPROM and OTP EPROM

I/O 1 I/O 2 I/O 3 I/O 4 I/O 5 I/O 6 A 16 I/O 7

28C256T. 256K EEPROM (32K x 8-Bit) Memory DESCRIPTION: FEATURES: Logic Diagram 28C256T. RAD-PAK radiation-hardened against natural space radiation

The CBT3306 is characterized for operation from 40 C to +85 C.

TMS27C BIT UV ERASABLE PROGRAMMABLE READ-ONLY MEMORY TMS27PC BIT PROGRAMMABLE READ-ONLY MEMORY

1-of-8 FET multiplexer/demultiplexer. The CBT3251 is characterized for operation from 40 C to +85 C.

CAN Bus Driver and Receiver

Rad Hard 128K x volt Very Low Power CMOS SRAM M65609E

OLH5730/5731: Hermetic Low Input Current, Dual-Channel Optocouplers

M27128A. NMOS 128 Kbit (16Kb x 8) UV EPROM

IX2113BTR. 600V High and Low Side Gate Driver INTEGRATED CIRCUITS DIVISION. Description. Driver Characteristics. Features. Ordering Information

Functional Block Diagram. Row Decoder. 512 x 512 Memory Array. Column I/O. Input Data Circuit. Column Decoder A 9 A 14. Control Circuit

Highperformance EE PLD ATF22V10B ATF22V10BQ ATV22V10BQL

74LVC1G07-Q100. Buffer with open-drain output. The 74LVC1G07-Q100 provides the non-inverting buffer.

74LVC1G General description. 2. Features and benefits. Single 2-input multiplexer

Rad. Tolerant 8K x 8-5 volts Very Low Power CMOS SRAM AT65609EHW

EEPROM AS58LC K x 8 EEPROM Radiation Tolerant. PIN ASSIGNMENT (Top View) AVAILABLE AS MILITARY SPECIFICATIONS MIL-PRF-38535

The 74LVC1G02 provides the single 2-input NOR function.

16-bit buffer/line driver; 3-state

Description. Order code Temperature range Package Packaging Marking

2-input NAND gate; open drain. The 74LVC1G38 provides a 2-input NAND function.

Octal buffer/driver with parity; non-inverting; 3-state

The 74LVC1G34 provides a low-power, low-voltage single buffer.

Transcription:

Features Fast read access time 90ns Low-power CMOS operation 100µA max standby 40mA max active at 5MHz JEDEC standard packages 32-lead PLCC 32-lead PDIP 5V 10% supply High-reliability CMOS technology 2,000V ESD protection 200mA latchup immunity Rapid programming algorithm 50µs/byte (typical) CMOS- and TTL-compatible inputs and outputs Integrated product identification code Industrial temperature range Green (Pb/halide-free) packaging option 8Mb (1M x 8) One-time Programmable, Read-only Memory 1. Description The Atmel AT27C080 is a low-power, high-performance 8,388,608-bit, one-time programmable, read-only memory (OTP EPROM) organized as 1M by 8 bits. The AT27C080 requires only one 5V power supply in normal read mode operation. Any byte can be accessed in less than 90ns, eliminating the need for speed reducing WAIT states on highperformance microprocessor systems. The Atmel scaled CMOS technology provides low active power consumption and fast programming. Power consumption is typically 10mA in active mode and less than 10µA in standby mode. The AT27C080 is available in a choice of industry standard, JEDEC-approved, one-time programmable (OTP) PLCC and PDIP packages. All devices feature two-line control (CE, OE) to give designers the flexibility to prevent bus contention. With high-density, 8Mb storage capability, the AT27C080 allows firmware to be stored reliably and to be accessed by the system without the delays of mass storage media. The AT27C080 has additional features to ensure high quality and efficient production use. The rapid programming algorithm reduces the time required to program the part and guarantees reliable programming. Programming time is typically only 50µs/byte. The integrated product identification code electronically identifies the device and manufacturer. This feature is used by industry standard programming equipment to select the proper programming algorithms and voltages.

2. Pin configurations Pin name A0 - A19 Function Addresses 32-lead PLCC Top view 32-lead PDIP Top view O0 - O7 CE OE/VPP Outputs Chip enable Output enable/program supply A7 A6 A5 A4 A3 A2 A1 A0 O0 5 6 7 8 9 10 11 12 13 A12 A15 A16 A19 VCC A18 A17 4 3 2 1 32 31 30 14 15 16 17 18 19 20 O1 O2 GND O3 O4 O5 O6 29 28 27 26 25 24 23 22 21 A14 A13 A8 A9 A11 OE/VPP A10 CE O7 A19 A16 A15 A12 A7 A6 A5 A4 A3 A2 A1 A0 O0 O1 O2 GND 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 VCC A18 A17 A14 A13 A8 A9 A11 OE/VPP A10 CE O7 O6 O5 O4 O3 3. System considerations Switching between active and standby conditions via the chip enable pin may produce transient voltage excursions. Unless accommodated by the system design, these transients may exceed datasheet limits, resulting in device nonconformance. At a minimum, a 0.1µF, high-frequency, low inherent inductance, ceramic capacitor should be utilized for each device. This capacitor should be connected between the V CC and ground terminals of the device, as close to the device as possible. Additionally, to stabilize the supply voltage level on printed circuit boards with large EPROM arrays, a 4.7µF bulk electrolytic capacitor should be utilized, again connected between the V CC and ground terminals. This capacitor should be positioned as close as possible to the point where the power supply is connected to the array. Figure 3-1. Block diagram 2

4. Absolute maximum ratings* Temperature under bias..............-55 C to +125 C *NOTICE: Stresses beyond those listed under Absolute maximum ratings may cause permanent damage to Storage temperature.................-65 C to +150 C Voltage on any pin with respect to ground................... -2.0V to +7.0V (1) Voltage on A9 with respect to ground................. -2.0V to +14.0V (1) V PP supply voltage with respect to ground.................. -2.0V to +14.0V (1) Integrated UV erase dose............... 7258W s/cm 2 Note: 1. Minimum voltage is -0.6V DC, which may undershoot to -2.0V for pulses of less than 20ns. Maximum output pin voltage is V CC + 0.75V DC, which may overshoot to +7.0V for pulses of less than 20ns. 5. DC and AC characteristics the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Table 5-1. Operating modes Mode/Pin CE OE/V PP Ai Outputs Read V IL V IL Ai D OUT Output disable X V IH X (1) High Z Standby V IH X X High Z Rapid program (2) V IL V PP Ai D IN PGM verify V IL V IL Ai D OUT PGM inhibit V IH V PP X High Z Product identification (4) V IL V IL A0 = V IH or V IL (3) A9 = V H A1 - A19 = V IL Identification code Notes: 1. X can be V IL or V IH. 2. Refer to programming characteristics. 3. V H = 12.0 ± 0.5V. 4. Two identifier bytes may be selected. All Ai inputs are held low (V IL ), except A9, which is set to V H, and A0, which is toggled low (V IL ) to select the manufacturer s identification byte and high (V IH ) to select the device code byte. Table 5-2. DC and AC operating conditions for read operation -90 Industrial operating temperature (case) V CC power supply -40 C - 85 C 5V 10% 3

Table 5-3. DC and operating characteristics for read operation Symbol Parameter Condition Min Max Units I LI Input load current V IN = 0V to V CC (Com., Ind.) ±1.0 A I LO Output leakage current V OUT = 0V to V CC (Com., Ind.) ±5.0 A I SB I V (1) SB1 (CMOS), CE = V CC 0.3V 100 A CC standby current I SB2 (TTL), CE = 2.0 to V CC + 0.5V 1.0 ma I CC V CC active current f = 5MHz, I OUT = 0mA, CE = V IL 40 ma V IL Input low voltage -0.6 0.8 V V IH Input high voltage 2.0 V CC + 0.5 V V OL Output low voltage I OL = 2.1mA 0.4 V V OH Output high voltage I OH = -400µA 2.4 V Note: 1. V CC must be applied simultaneously or before OE/ V PP, and removed simultaneously or after OE/V PP Table 5-4. AC characteristics for read operation -90 Symbol Parameter Condition Min Max Units t ACC (4) t CE (3) t OE (3)(4) t DF (2)(5) Address to output delay CE = OE/V PP = V IL 90 ns CE to output delay OE = V IL 90 ns OE to output delay CE = V IL 20 ns OE or CE high to output float, whichever occurred first 30 ns t OH Output hold from address, CE or OE/V PP, whichever occurred first 0 ns 4

Figure 5-1. AC waveforms for read operation (1) Notes: 1. Timing measurement references are 0.8V and 2.0V. Input AC drive levels are 0.45V and 2.4V, unless otherwise specified. 2. t DF is specified form OE/V PP or CE, whichever occurs first. Output float is defined as the point when data is no longer driven. 3. OE/V PP may be delayed up to t CE - t OE after the falling edge of CE without impact on t CE. 4. OE/V PP may be delayed up to t ACC - t OE after the address is valid without impact on t ACC. 5. This parameter is only sampled and is not 100% tested. Figure 5-2. Input test waveform and measurement levels t R, t F < 20ns (10% to 90%) Figure 5-3. Output test load 1.3V OUTPUT PIN (1N914) 3.3K CL Note: CL = 100pF including jig capacitance. 5

Table 5-5. Pin capacitance f = 1MHz, T = 25 C (1) Symbol Typ Max Units Conditions C IN 4 8 pf V IN = 0V C OUT 8 12 pf V OUT = 0V Note: 1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested. Figure 5-4. Programming waveforms Notes: 1. The input timing reference is 0.8V for V IL and 2.0V for V IH. 2. t OE and t DFP are characteristics of the device, but must be accommodated by the programmer. 6

Table 5-6. DC programming characteristics T A = 25 ± 5 C, V CC = 6.5 ± 0.25V, OE/V PP = 13.0 ± 0.25V Symbol Parameter Test Conditions I LI Input load current V IN = V IL, V IH 10 µa V IL Input low level -0.6 0.8 V V IH Input high level 2.0 V CC + 1.0 V V OL Output low voltage I OL = 2.1mA 0.4 V V OH Output high voltage I OH = -400µA 2.4 V I CC2 V CC supply current (program and verify) 40 ma I PP2 OE/V PP supply current CE = V IL 25 ma V ID A9 product identification voltage 11.5 12.5 V Table 5-7. AC programming characteristics T A = 25 ± 5 C, V CC = 6.5 ± 0.25V, OE/V PP = 13.0 ± 0.25V Symbol Parameter Test conditions (1) Min Max Units Limits t AS Address setup time 2.0 µs t OES OE/V PP setup time 2.0 µs t OEH OE/V PP hold time Input rise and fall times: 2.0 µs t DS Data setup time (10% to 90%) 20ns 2.0 µs t AH Address hold time Input pulse levels: 0.0 µs t DH Data hold time 0.45V to 2.4V 2.0 µs t DFP CE high to output float delay (2) 0.0 130 ns t VCS V CC setup time Input timing reference level: 0.8V to 2.0V 2.0 µs t PW CE program pulse width (3) 47.5 52.5 µs t DV Data valid from CE Output timing reference level: 1.0 µs t VR OE/V PP recovery time 0.8V to 2.0V 2.0 ns OE/V t PP pulse rise time during PRT programming 50 ns Notes: 1. V CC must be applied simultaneously with or before OE/V PP and removed simultaneously with or after OE/V PP. 2. This parameter is only sampled, and is not 100% tested. Output float is defined as the point where data is no longer driven. See timing diagram. 3. Program pulse width tolerance is 50µs ± 5%. Min Limits Max Units Table 5-8. The integrated product identification code Pins Codes A0 O7 O6 O5 O4 O3 O2 O1 O0 Hex data Manufacturer 0 0 0 0 1 1 1 1 0 1E Device type 1 1 0 0 0 1 0 1 0 8A 7

6. Rapid programming algorithm A 50µs CE pulse width is used to program. The address is set to the first location. V CC is raised to 6.5V and OE/V PP is raised to 13.0V. Each address is first programmed with one 50µs CE pulse without verification. Then a verification reprogramming loop is executed for each address. In the event a byte fails to pass verification, up to 10 successive 50µs pulses are applied with a verification after each pulse. If the byte fails to verify after 10 pulses have been applied, the part is considered failed. After the byte verifies properly, the next address is selected until all have been checked. OE/V PP is then lowered to V IL and V CC to 5.0V. All bytes are read again and compared with the original data to determine if the device passes or fails. Figure 6-1. Rapid programming algorithm 8

7. Ordering information Green package (Pb/halide-free) t ACC (ns) Active I CC (ma) Standby 90 40 0.1 Atmel ordering code Package Lead finish Operation range AT27C080-90JU AT27C080-90PU 32J 32P6 Matte tin Matte tin Industrial (-40 C to 85 C) Package type 32J 32P6 32-lead, plastic, J-leaded chip carrier (PLCC) 32-lead, 0.600" wide, plastic, dual inline package (PDIP) 9

8. Package information 32J PLCC 1.14(0.045) X 45 PIN NO. 1 IDENTIFIER 1.14(0.045) X 45 0.318(0.0125) 0.191(0.0075) B E1 E B1 E2 e D1 D A A2 A1 0.51(0.020)MAX 45 MAX (3X) COMMON DIMENSIONS (Unit of Measure = mm) Notes: D2 1. This package conforms to JEDEC reference MS-016, Variation AE. 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is.010"(0.254 mm) per side. Dimension D1 and E1 include mold mismatch and are measured at the extreme material condition at the upper or lower parting line. 3. Lead coplanarity is 0.004" (0.102 mm) maximum. SYMBOL MIN NOM MAX NOTE A 3.175 3.556 A1 1.524 2.413 A2 0.381 D 12.319 12.573 D1 11.354 11.506 Note 2 D2 9.906 10.922 E 14.859 15.113 E1 13.894 14.046 Note 2 E2 12.471 13.487 B 0.660 0.813 B1 0.330 0.533 e 1.270 TYP 10/04/01 TITLE DRAWING NO. REV. Package Drawing Contact: packagedrawings atmel.com 32J, 32-lead, Plastic J-leaded Chip Carrier (PLCC) 32J B 10

32P6 PDIP 32 17 E1 BASE PLANE 1 D e 16 A -C- SEATING PLANE A1 Z Z.015 Lead Detail GAGE PLANE ec Notes: 1. Dimensions D and E1 do not include mold Flash or Protrusion. Mold Flash or Protrusion shall not exceed 0.25 mm (0.010"). E LC ea eb c b b2 See Lead Detail j 0.10 m C COMMON DIMENSIONS (UNIT OF MEASURE=MM) Symbol Min. Nom. Max. Note A - - 4.826 A1 0.381 - - b 0.356-0.558 b2 1.041-1.651 c 0.203-0.381 D 41.783-42.291 Note 1 E 15.240-15.875 E1 13.462-13.970 Note 1 L 3.048-3.556 e 2.54 BSC ea 15.24 BSC eb - - 17.78 ec 0.000-1.524 L 11/28/11 Package Drawing Contact: packagedrawings@atmel.com TITLE 32P6, 32-lead, 0.600 /15.24 mm Wide Plastic Dual Inline Package (PDIP) GPC PLU DRAWING NO. 32P6 REV. C 11

9. Revision history Doc. Rev. Date Comments 0360N 04/2015 Correct PDIP and PLCC pinouts. Update the 32P6 package outline drawing and the Atmel logos. 0360M 04/2011 Remove TSOP package Add lead finish to ordering information 0360L 12/2007 12

X X X X X X Atmel Corporation 1600 Technology Drive, San Jose, CA 95110 USA T: (+1)(408) 441.0311 F: (+1)(408) 436.4200 www.atmel.com 2015 Atmel Corporation. / Rev.: Atmel-0360N-EPROM-AT27C080-Datasheet_042015. Atmel, Atmel logo and combinations thereof, Enabling Unlimited Possibilities, and others are registered trademarks or trademarks of Atmel Corporation in U.S. and other countries. Other terms and product names may be trademarks of others. DISCLAIMER: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life. SAFETY-CRITICAL, MILITARY, AND AUTOMOTIVE APPLICATIONS DISCLAIMER: Atmel products are not designed for and will not be used in connection with any applications where the failure of such products would reasonably be expected to result in significant personal injury or death ( Safety-Critical Applications ) without an Atmel officer's specific written consent. Safety-Critical Applications include, without limitation, life support devices and systems, equipment or systems for the operation of nuclear facilities and weapons systems. Atmel products are not designed nor intended for use in military or aerospace applications or environments unless specifically designated by Atmel as military-grade. Atmel products are not designed nor intended for use in automotive applications unless specifically designated by Atmel as automotive-grade.