Transmit Waveform Calibration for Receiver Testing. Kevin Witt & Mahbubul Bari Jan 15, r1

Similar documents
Beta and Epsilon Point Update. Adam Healey Mark Marlett August 8, 2007

06-496r3 SAS-2 Electrical Specification Proposal. Kevin Witt SAS-2 Phy Working Group 1/16/07

DFEEYE Reference Receiver Solutions for SAS-2 Compliance Testing r0

06-011r0 Towards a SAS-2 Physical Layer Specification. Kevin Witt 11/30/2005

SAS-2 6Gbps PHY Specification

Comprehensive TP2 and TP3 Testing

Toward SSC Modulation Specs and Link Budget

08-027r2 Toward SSC Modulation Specs and Link Budget

T10/05-428r0. From: Yuriy M. Greshishchev, PMC-Sierra Inc. Date: 06 November 2005

SAS-2 6Gbps PHY Specification

OIF CEI 6G LR OVERVIEW

SAS-2 6Gbps PHY Specification

Comment Supporting materials: The Reuse of 10GbE SRS Test for SR4/10, 40G-LR4. Frank Chang Vitesse

Channel operating margin for PAM4 CDAUI-8 chip-to-chip interfaces

T10/08-248r0 Considerations for Testing Jitter Tolerance Using the Inverse JTF Mask. Guillaume Fortin PMC-Sierra

BERT bathtub, TDP and stressed eye generator

A New Approach to Measure Tx Signal Strength and Penalty

Chip-to-module far-end TX eye measurement proposal

Link budget for 40GBASE-CR4 and 100GBASE-CR10

Related Documents sas1r05 - Serial Attached SCSI 1.1 revision r1 - SAS-1.1 Merge IT and IR with XT and XR (Rob Elliott, Hewlett Packard)

Low frequency jitter tolerance Comments 109, 133, 140. Piers Dawe IPtronics. Charles Moore Avago Technologies

NRZ CHIP-CHIP. CDAUI-8 Chip-Chip. Tom Palkert. MoSys 12/16/2014

UNH IOL SAS Consortium SAS-3 Phy Layer Test Suite v1.0

Date: October 4, 2004 T10 Technical Committee From: Bill Ham Subject: SAS 1.1 PHY jitter MJSQ modifications

Comparison of Time Domain and Statistical IBIS-AMI Analyses

Comparison of Time Domain and Statistical IBIS-AMI Analyses Mike LaBonte SiSoft

Improved 100GBASE-SR4 transmitter testing

TDEC for PAM4 Potential TDP replacement for clause 123, and Tx quality metric for future 56G PAM4 shortwave systems

Results of a Practical Measurement System for the TP3 Comprehensive Stressed Receiver Sensitivity and Overload Test

Why new method? (stressed eye calibration)

TDECQ changes and consequent spec limits

CAUI-4 Consensus Building, Specification Discussion. Oct 2012

CAUI-4 Chip Chip Spec Discussion

UNH IOL 10 GIGABIT ETHERNET CONSORTIUM

40 AND 100 GIGABIT ETHERNET CONSORTIUM

Technical Reference. DPOJET Option SAS3 SAS3 Measurements and Setup Library Method of Implementation(MOI) for Verification, Debug and Characterization

Backchannel Modeling and Simulation Using Recent Enhancements to the IBIS Standard

TDECQ versus real receiver slope.

Bridging the Measurement and Simulation Gap Sarah Boen Marketing Manager Tektronix

04-370r1 SAS-1.1 Merge IT and IR with XT and XR 1 December 2004

TDEC for PAM4 ('TDECQ') Changes to clause 123, to replace TDP with TDECQ Draft 1. May 3rd 2016 Jonathan King

For IEEE 802.3ck March, Intel

400G CWDM8 10 km Optical Interface Technical Specifications Revision 1.0

High-Speed Circuits and Systems Laboratory B.M.Yu. High-Speed Circuits and Systems Lab.

Baseline Proposal for 100G Backplane Specification Using PAM2. Mike Dudek QLogic Mike Li Altera Feb 25, 2012

TDEC for PAM4 ('TDECQ') Changes to clause 123, to replace TDP with TDECQ Draft 1a. May 3 rd 2016 Jonathan King Finisar

DP Array DPAM/DPAF Final Inch Designs in Serial ATA Generation 1 Applications 10mm Stack Height. REVISION DATE: January 11, 2005

100G SR4 TxVEC Update. John Petrilla: Avago Technologies May 15, 2014

PAM4 interference Tolerance test ad hoc report. Mike Dudek QLogic Charles Moore Avago Nov 13, 2012

100G CWDM4 MSA Technical Specifications 2km Optical Specifications

Compliance points for XLAUI/CAUI with connector

High-Speed Link Tuning Using Signal Conditioning Circuitry in Stratix V Transceivers

SV2C 28 Gbps, 8 Lane SerDes Tester

Fibre Channel Consortium

To learn statistical bit-error-rate (BER) simulation, BER link noise budgeting and using ADS to model high speed I/O link circuits

Signal Integrity Test Report

As presented at Euro DesignCon 2004 Channel Compliance Testing Utilizing Novel Statistical Eye Methodology

ULTRASCALE DDR4 DE-EMPHASIS AND CTLE FEATURE OPTIMIZATION WITH STATISTICAL ENGINE FOR BER SPECIFICATION

SAS Application Software TekExpress SAS1-3 and DPOJET SAS4 Datasheet

Latest Physical Layer test Methodologies in SATASAS 6G

To learn Statistical Bit-error-rate (BER) simulation, BERlink noise budgeting and usage of ADS to model high speed I/O link circuits.

04-370r0 SAS-1.1 Merge IT and IR with XT and XR 6 November 2004

Q2 QMS-DP/QFS-DP Series 11 mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications. Revision Date: February 22, 2005

RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications. Revision Date: March 18, 2005

M.2 SSIC SM Electrical Test Specification Version 1.0, Revision 0.5. August 27, 2013

Richard Mellitz, Intel Corporation July, 2015 Waikoloa, HI. IEEE P802.3bs 400 Gb/s Ethernet Task Force July 15, Waikoloa, HI

Preliminary COM results for two reference receiver models

QPairs QTE-DP/QSE-DP Final Inch Designs in Serial ATA Generation 1 Applications 5mm Stack Height. REVISION DATE: January 12, 2005

UNH IOL SERIAL ATTACHED SCSI (SAS) CONSORTIUM

Introduction of 25 Gb/s VCSELs

32Gbaud PAM4 True BER Measurement Solution

Link Budget Analysis for CX4 Ze ev Roth, Dimitry Taich

DesignCon Analysis of Crosstalk Effects on Jitter in Transceivers. Daniel Chow, Altera Corporation

To learn S-parameters, eye diagram, ISI, modulation techniques and their simulations in MATLAB and Cadence.

Based on IEEE 802.3ae Draft 3.1 Howard Baumer, Jurgen van Engelen Broadcom Corp.

SERDES for 100Gbps. May 24, 2017 Bart Zeydel, Francesco Caggioni, Tom Palkert

400G-BD4.2 Multimode Fiber 8x50Gbps Technical Specifications

Keysight Technologies BER Measurement Using a Real-Time Oscilloscope Controlled From M8070A. Application Note

TITLE. Capturing (LP)DDR4 Interface PSIJ and RJ Performance. Image. Topic: Topic: John Ellis, Synopsys, Inc. Topic: malesuada blandit euismod.

Alignment of Tx jitter specifications, COM, and Rx interference/jitter tolerance tests

SRS test source calibration: measurement bandwidth (comment r03-9) P802.3cd ad hoc, 27 th June 2018 Jonathan King, Finisar

Precoding proposal for PAM4

OFC SYSTEM: Design Considerations. BC Choudhary, Professor NITTTR, Sector 26, Chandigarh.

Experimental results on single wavelength 100Gbps PAM4 modulation. Matt Traverso, Cisco Marco Mazzini, Cisco Atul Gupta, Macom Tom Palkert, Macom

Product Specification. RoHS-6 Compliant 10Gb/s 220m Multi Mode Datacom SFP+ Transceiver FTLX1371D3BCL FTLX1371D3BCL

10 GIGABIT ETHERNET CONSORTIUM

Proposal for 400GE Optical PMDs for SMF Objectives based on 4 x 100G DMT David Lewis, Sacha Corbeil, Beck Mason

Gigabit Ethernet Consortium Clause 38 PMD Conformance Test Suite v.7 Report

Electronic Dispersion Compensation of 40-Gb/s Multimode Fiber Links Using IIR Equalization

10GBASE-T Transmitter SNDR Definition (System ID Approach) IEEE P802.3an Task Force Santa Clara, Feb 2005 Albert Vareljian, Hiroshi Takatori KeyEye

Product Specification 10Gb/s Laserwire Serial Data Link Active Cable FCBP110LD1Lxx

Introduction to Jitter Techniques for High Speed Serial Technologies

Equalizations for multi-level signal

Understanding Apparent Increasing Random Jitter with Increasing PRBS Test Pattern Lengths

Narrow- and wideband channels

Single Fiber, Single wavelength, GbE / FE transceiver ODN requirements & performance measurements ODN = Optical Distribution Network

400G-FR4 Technical Specification

100 Gb/s: The High Speed Connectivity Race is On

VCSEL Based 10 Gigabit Serial Solutions

USB 3.1 Receiver Compliance Testing. Application Note

Transcription:

Transmit Waveform Calibration for Receiver Testing Kevin Witt & Mahbubul Bari Jan 15, 2008 07-492r1 1

Goal Evaluate ISI Calibration of the Delivered Signal for the Stressed Receiver Sensitivity Test (07-486 & 07-380) Outline 1. Review Proposed Rx Test Block Diagram & ISI Calibration Proposal 2. Comparison of D24.3 Simulate and Measured Response 3. Comparison of Simulated xwdp and StatEye on SAS-2 Channels 4. Compute WDP of Delivered Signal for Stressed Receiver Sensitivity Test 2

Stressed Receiver Sensitivity Test Block Diagram To avoid Golden Hardware we need to Calibrate the Delivered Signal to the Design Under Test. Need Metrics to Adjust Tx Amplitude and ISI How do we know if this is stressful enough (ISI) to represent the SAS-2 Reference Channel? 3

Proposed Calibration 1. Measure Inner Eye with D24.3 to Ensure Delivered Amplitude. 2. Compute WDP of Delivered Signal with SAS CJTPAT for the budgeted PALLOC? Could this be a StatEye Simulation based on the Measured Delivered Signal? TBD. 3. Setup Tx Jitter with Standard Test Equipment Options. 4. Setup Additional Cross talk as needed to meet NEXT limit. 4

Comparison of D24.3 Simulate and Measured Response Measure Inner Eye with D24.3 to Ensure Delivered Amplitude Simulated 800mV 2dB Measured 844mV 2dB 151mV, Z1=75.5 This Seems to Work Proposed Spec was 75 100mV Maybe 60 90mV is Better 5

Simulated xwdp and StatEye on SAS-2 Reference Channel V1.1a xwdpj Output SAS CJTPAT Tx = 800mV 2dB DE 0-tap DFE 2dB DE 2-tap DFE 11.7dB, 0.465UI, 200mV 2dB DE 3-tap DFE 10.6dB, 0.455UI, 245mV 2dB DE 4-tap DFE 10.3dB, 0.525UI, 315mV V5.0 StatEye Output 8b10b Tx = 1V pk-pk (Thanks Rob) 2dB DE 0-tap DFE 2dB DE 2-tap DFE 2dB DE 3-tap DFE 2dB DE 4-tap DFE 0.27UI, 56mV 0.35UI, 94mV 0.4UI, 116mV6

Simulated xwdp and StatEye on All SAS-2 Channels Note: These are not meant to be compared V4.0 StatEye from 08-031r0 Same channel order 1e-12 xwdp vs. 1e-15, StatEye normalized to 800mV (0.4) xwdpj StatEye Results Normalized to 800mV 1,2, & 3 db Launch Channels: HP01-08, 27-28 05-384r2 HP09-11 05-389r0 HP12-14 05-390r0 HP24-26 06-017r0 MiniSAS_halfmeter 05-401r0 MiniSAS_onemeter 05-402r0 MiniSAS_threemeter 05-403r0 HP24,25,26 SAS Tx Load MiniSAS_sixmeter SAS Transmitter test load (10m) 05-404r0 07-193r1 Note: 1. Highest Penalty with Most Difficult Channels 2. Slope difference w/ DE 7

Simulated WDP on SAS-2 Channels WDP Same channel order as 08-031r0 WDP 10 db Channel Budget 10 db WDP Target HP24,25,26 SAS Tx Load Note: 1. Highest Penalty with Most Difficult Channels 2. Start with Channel WDP of 10dB w/ Palloc of 15.4 db 8

WDP on Measured Data 6m & 10m MiniSAS How Much WDP do we add for a real Transmitter? Tx Rx 2dB DE 788mV Tx 6m MiniSAS 2dB DE 788mV Tx 10m MiniSAS 9

WDP on Measured Data 6m MiniSAS 2dB DE 0-tap DFE 2dB DE 2-tap DFE 2dB DE 3-tap DFE 2dB DE 4-tap DFE 9.3dB, 0.525UI, 365mV 10dB, 0.525UI, 370mV 10.1dB, 0.564UI, 370mV 10m MiniSAS 2dB DE 0-tap DFE 2dB DE 2-tap DFE 2dB DE 3-tap DFE 2dB DE 4-tap DFE 14.1dB, 0.366UI, 130mV 13.4dB, 0.416UI, 195mV 13.6dB, 0.446UI, 190mV 10

Comparison of Simulated and Measured WDP on SAS-2 Channels Simulated SAS Reference Channel and xwdpj output 10.6dB, 0.455UI, 245mV Measured SAS Reference Channel and xwdpj output 13.4dB, 0.416UI, 195mV 3dB WDP for a real Transmitter? 11

Summary of Proposed Calibration 1. Transmitter Amplitude Setup and ISI Generator @ IR Use D24.3 Inner eye 60 90 mv Compute TxWDP + WDP > 13dB of Delivered Signal 2. Transmitter Jitter Calibration @ A Adjust RJ = 0.15 UI pk-pk Adjust BUJ = 0.035 UI pk-pk 3. Crosstalk @ IR PRBS-7 Crosstalk Source and Adjust Coupled Amplitude > 4mV rms 4. Test Confirm BER < 1e-12 12

Summary Calibration of Delivered Signal for Stressed Receiver Sensitivity Test Demonstrated A D24.3 Inner Eye opening of 60 90mV and WDP + TxWDP of > 13dB w/ Palloc = 15.4 db appears to be a reasonable Starting Point. Proposed Method of Calibrating the ISI Generator Appears Feasible and Avoids Golden Hardware. 13

Additional Information References Updated Link Budget (from 07-380r1) xwdpj Simulation Modifications xwdpj & StatEye Simulation Parameters XWDPJ SNR Output 14

References T10/07-339r? SAS-2 6Gbps PHY Electrical Specification T10/07-380r1 Comprehensive Stressed Receiver Sensitivity Test (Kevin Witt) T10/07-493r0r0 Crosstalk Budget for Receiver Testing T10/07-365r0 Enhanced WDP for 6G SAS (Mike Jenkins) T10/07-448r0 DFEEYE and SAS-2 Channel Data (Kevin Witt & Mahbubul Bari) T10/07-365r0 Enhanced WDP for 6G SAS (Mike Jenkins) T10-07-193r1 Transmitter Test Load (Galen Fromm) T11/07-399v1 Beta and Epsilon Point Update (Adam Healey & Mark Marlett) T11/07-592v0 Migrating Beta and Epsilon Points to DFEEYE (Adam Healey & Mark Marlett) T11/07-344v0 Enhancing WDP (Adam Healey & Mark Marlett) T11/07-553v1 TWDP/WDP code for 8GFC SA and EA-delta points (Lindsay & Ghiasi) T11/07-644v0 Enhanced TWDP and WDP (Adam Healey & Mark Marlett) T11/07-706v0 Informative Eye Diagram Display for Enhanced TWDP and WDP (Adam Healey) 15

From 07-365r0 Link Budget [mvpk-pk] [mvrms] [db] Comments V P2P (max) 1200 Tx peak-to-peak output voltage 5.53 P TE Tx maximum equalization gain VMA T (max) 800 Tx maximum output amplitude VMA T (min) 635 Tx minimum output amplitude -317 6.00 P A (max) Channel VMA loss VMA at Output of Channel VMA R (min) 318 Rx minimum input amplitude 13.00 WDP Tx waveform and Link dispersion penalty Tx Waveform and Channel Dispersion Penalty 3.10 P ILD Insertion loss deviation 0.50 P UJ Uncorrelated jitter 22.28 P ALLOC Total allocated dispersion penalty Theoretical Required VMA Post Equalization Near End Cross Talk VMA = Q ( σ + σ ) 1 VMA = 7.03*(3.4 + 3.4) = 48 0 Q = VMA σ 1 + σ 0 5.68 M Unallocated margin ( > 0, hopefully) VMA SX 61 Sensitivity adjusted for crosstalk σ X 2.7 Crosstalk (RMS) 1.96 P BT4 Matched filter vs. Bessel filter VMA MFB 49 Matched filter bound sensitivity VMA S 48 Rx nominal sensitivity 3.4 Electronics noise and slicer uncertainty 0 Q 0 = 7.03 for BER 1.0E-12 Target signal-to-noise ratio 16

xwdpj Simulation Modifications (Code Provided to Author Waiting for Feedback) numsymbols = 3600; % symbolperiod = 165e-12; eqnf = 1; eqnb = dfe_tap; % sweep 1->4 Palloc = [15.4]; StatEye Simulation Parameters dfen: 0-tap and 3-tap DFE deempn: 0, 1, 2, and 3 db deemphasis 8b10b coding and random data pimin1: fixes DC extrapolation on some cables All runs at 6 Gbps DJ=.1, RJ=.01, BER=10^-15 17

Simulated WDP on SAS-2 Channels SNR Same channel order as 08-031r0 BER = 1 2 SNR = 2 SNR erfc 2 2 2 inverfc ( 2 BER) 24.0 db SNR @ 1e-15 BER HP24,25,26 SAS Tx Load Note: 1. Highest Penalty with Most Difficult Channels 18