New CD-SEM System for 100-nm Node Process

Similar documents
CD-SEM for 65-nm Process Node

Lithography. Development of High-Quality Attenuated Phase-Shift Masks

Lithographic Performance and Mix-and-Match Lithography using 100 kv Electron Beam System JBX-9300FS

Measurement of Surface Profile and Layer Cross-section with Wide Field of View and High Precision

Semiconductor Manufacturing and Inspection Technologies for the 0.1 µm Process Generation

Introduction of New Products

Development of Nanoimprint Mold Using JBX-9300FS

Triple Beam FIB-SEM-Ar(Xe) Combined System NX2000

40nm Node CMOS Platform UX8

Photolithography Technology and Application

Electron Multi-Beam Technology for Mask and Wafer Direct Write. Elmar Platzgummer IMS Nanofabrication AG

Inspection-analysis Solutions for High-quality and High-efficiency Semiconductor Device Manufacturing

SCIENTIFIC INSTRUMENT NEWS. Introduction. Design of the FlexSEM 1000

Chapter 3 Fabrication

Market and technology trends in advanced packaging

Measurement of Microscopic Three-dimensional Profiles with High Accuracy and Simple Operation

UV Nanoimprint Stepper Technology: Status and Roadmap. S.V. Sreenivasan Sematech Litho Forum May 14 th, 2008

Profile Measurement of Resist Surface Using Multi-Array-Probe System

Bringing Answers to the Surface

Part 5-1: Lithography

450mm patterning out of darkness Backend Process Exposure Tool SOKUDO Lithography Breakfast Forum July 10, 2013 Doug Shelton Canon USA Inc.

The End of Thresholds: Subwavelength Optical Linewidth Measurement Using the Flux-Area Technique

Process Optimization

Introduction of ADVANTEST EB Lithography System

Context Development Details Anticipated Effects

Impact of 3-D Mask Effects on CD and Overlay over Image Field in Extreme Ultraviolet Lithography

Development of JEM-2800 High Throughput Electron Microscope

Advanced Packaging Solutions

5. Lithography. 1. photolithography intro: overall, clean room 2. principle 3. tools 4. pattern transfer 5. resolution 6. next-gen

Ultrasonic Imaging of Microscopic Defects to Help Improve Reliability of Semiconductors and Electronic Devices

Scanning Electron Microscopy. EMSE-515 F. Ernst

True Three-Dimensional Interconnections

Intel's 65 nm Logic Technology Demonstrated on 0.57 µm 2 SRAM Cells

EUV Interference Lithography in NewSUBARU

Design and Application of a Quadrupole Detector for Low-Voltage Scanning Electron Mcroscopy

immersion optics Immersion Lithography with ASML HydroLith TWINSCAN System Modifications for Immersion Lithography by Bob Streefkerk

Results of Proof-of-Concept 50keV electron multi-beam Mask Exposure Tool (emet POC)

A Laser-Based Thin-Film Growth Monitor

(Complementary E-Beam Lithography)

KrF EXCIMER LASER LITHOGRAPHY TECHNOLOGY FOR 64MDRAM

Development of Orderly Micro Asperity on Polishing Pad Surface for Chemical Mechanical Polishing (CMP) Process using Anisotropic Etching

attocfm I for Surface Quality Inspection NANOSCOPY APPLICATION NOTE M01 RELATED PRODUCTS G

Test procedures Page: 1 of 5

3-7 Nano-Gate Transistor World s Fastest InP-HEMT

Fabrication of Probes for High Resolution Optical Microscopy

Hybrid Integration Technology of Silicon Optical Waveguide and Electronic Circuit

OPC Rectification of Random Space Patterns in 193nm Lithography

A New Profile Measurement Method for Thin Film Surface

Statistical Static Timing Analysis Technology

Super High Vertical Resolution Non-Contact 3D Surface Profiler BW-S500/BW-D500 Series

SCANNING ELECTRON MICROSCOPE (SEM) INSPECTION OF SEMICONDUCTOR DICE. ESCC Basic Specification No

450mm and Moore s Law Advanced Packaging Challenges and the Impact of 3D

Outline. 1 Introduction. 2 Basic IC fabrication processes. 3 Fabrication techniques for MEMS. 4 Applications. 5 Mechanics issues on MEMS MDL NTHU

Project Staff: Feng Zhang, Prof. Jianfeng Dai (Lanzhou Univ. of Tech.), Prof. Todd Hasting (Univ. Kentucky), Prof. Henry I. Smith

Analysis of Focus Errors in Lithography using Phase-Shift Monitors

Chapter 1. Basic Electron Optics (Lecture 2)

White Paper CoverTest Compensation and Protection Layer Application System for Stamper and Disc

POLYMER MICROSTRUCTURE WITH TILTED MICROPILLAR ARRAY AND METHOD OF FABRICATING THE SAME

CHAPTER 2 POLARIZATION SPLITTER- ROTATOR BASED ON A DOUBLE- ETCHED DIRECTIONAL COUPLER

Update on 193nm immersion exposure tool

Line edge roughness on photo lithographic masks

Low-energy Electron Diffractive Imaging for Three dimensional Light-element Materials

New methodology for through silicon via array macroinspection

Course Outcome of M.Tech (VLSI Design)

MICROMACHINED INTERFEROMETER FOR MEMS METROLOGY

Chapter 7. Optical Measurement and Interferometry

attosnom I: Topography and Force Images NANOSCOPY APPLICATION NOTE M06 RELATED PRODUCTS G

Schottky Emission VP FE-SEM

EMERGING SUBSTRATE TECHNOLOGIES FOR PACKAGING

Advanced Packaging Lithography and Inspection Solutions for Next Generation FOWLP-FOPLP Processing

Status and Challenges for Multibeam DW lithography. L. PAIN CEA - LETI Silicon Technology Department

Optical Lithography. Keeho Kim Nano Team / R&D DongbuAnam Semi

Applications of Maskless Lithography for the Production of Large Area Substrates Using the SF-100 ELITE. Jay Sasserath, PhD

Linewidth control by overexposure in laser lithography

Micro- and Nano-Technology... for Optics

ELECTRON MICROSCOPY AN OVERVIEW

Improving registration metrology by correlation methods based on alias-free image simulation

Energy beam processing and the drive for ultra precision manufacturing

Characterization of e-beam induced resist slimming using etched feature measurements.

Lecture 20: Optical Tools for MEMS Imaging

Demo Pattern and Performance Test

S200 Course LECTURE 1 TEM

6 Electromagnetic Field Distribution Measurements using an Optically Scanning Probe System

Major Fabrication Steps in MOS Process Flow

Section 2: Lithography. Jaeger Chapter 2. EE143 Ali Javey Slide 5-1

PML2 Projection. Lithography. The mask-less electron multi-beam solution for the 22nm node and beyond. IMS Nanofabrication AG

Progress due to: Feature size reduction - 0.7X/3 years (Moore s Law). Increasing chip size - 16% per year. Creativity in implementing functions.

Beam deflection technologies for ultra short pulse lasers June 5th, 2018

Optical Issues in Photolithography

Optical Characterization and Defect Inspection for 3D Stacked IC Technology

Registration performance on EUV masks using high-resolution registration metrology

Mask Technology Development in Extreme-Ultraviolet Lithography

Copyright 2000, Society of Photo-Optical Instrumentation Engineers This paper was published in Optical Microlithography XIII, Volume 4000 and is made

for alternating phase shift mask fabrication

Amphibian XIS: An Immersion Lithography Microstepper Platform

Scaling of Semiconductor Integrated Circuits and EUV Lithography

Photolithography I ( Part 1 )

Scanning electron microscope

450mm silicon wafers specification challenges. Mike Goldstein Intel Corp.

High-yield Fabrication Methods for MEMS Tilt Mirror Array for Optical Switches

Transcription:

New CD-SEM System for 100-nm Node Process Hitachi Review Vol. 51 (2002), No. 4 125 Osamu Nasu Katsuhiro Sasada Mitsuji Ikeda Makoto Ezumi OVERVIEW: With the semiconductor device manufacturing industry moving to the 100-nm node era, CD-SEMs (critical-dimension scanning electron microscopes) need to have further improved CD measurement reproducibility as well as observation performance. In addition, the demand is growing for functionalities applicable to new fabrication processes, such as ArF-resist and low-k insulating-layer processes, which have been developed to achieve higher levels of integration into microstructures. The Hitachi Model S-9260 CD-SEM system has been developed to meet the requirements of these new fabrication processes. Having the following features, it can provide a CD measurement environment suitable for fabricating next-generation semiconductor devices: (1) Excellent observation performance based on the electron optical design common in the S-9000 Series, (2) Enhanced CD measurement reproducibility, throughput, and other basic performance capabilities, (3) Improved process-variation monitoring, (4) Instrument performance maintenance/control support functions, and (5) New process application functions such as those for beam-tilt observations, surfacecharged-specimen measurements, and ArF-resist measurements. INTRODUCTION AROUND 1985, mass production of 1-Mbit DRAM (dynamic random access memory) devices based on a 1.3-µm design rule started in the semiconductor device manufacturing industry. Since then, to inspect pattern dimensions, CD-SEMs using electron-beam technologies have been adopted in lieu of optical microscopes. As a CD-SEM can measure the ultrafine patterns formed in semiconductor-fabrication processes, it enables producing high-quality semiconductor devices. At present, semiconductor devices are massproduced based on a 0.13-µm design rule for higher integration density. In the near future, the design rule in mass production of microchips will be 0.1 µm or less. According to the recent International Technology Roadmap for Semiconductors (ITRS) report, introducing technical trends in semiconductorfabrication processes, the market needs for CD-SEM systems can be enumerated as below: Measurement repeatability (static) Acceleration voltage Resolution Throughput MAM time Open type 3 cassette port Software Safety standard 2 nm (3 sigma) 300 1,600 kv 3 nm 65 wafers/h Less than 5 s (SMIF 2 port) Version 16 SEMI S2-0200 compliance MAM: move, acquire, measure SMIF: standard mechanical interface SEMI: Semiconductor Equipment and Materials International Fig. 1 New Hitachi CD-SEM Model S-9260. The latest model of the S-9000 series CD-SEM meets the needs of semiconductor process-development and mass production for sub-0.1-µm process nodes.

New CD-SEM System for 100-nm Node Process 126 (1) Observation of high-aspect-ratio patterns and highaccuracy stable measurement in a short time. (2) Application to fabrication processes based on a 0.1- µm design rule or less. (3) Detection of variations in fabrication processes by measuring pattern-configuration variations. (4) Unsupervised automatic operation to increase productivity. Presented here is a new CD-SEM S-9260 1) model that has been developed to meet the market needs mentioned above. The future prospects of CD-SEM systems will also be discussed in this paper. FEATURES OF MODEL S-9260 CD-SEM Excellent Observation Performance The electron optical system of the Model S-9260 CD-SEM has a 3-nm image resolution, which is applicable to lines/spaces and hole patterns of less than 0.1 µm. Figs. 2 and 3 show examples of observations of the model. Improved Basic Performance The Model S-9260 has an improved basic performance, as shown in Fig. 1. CD measurement reproducibility The CD measurement reproducibility has been enhanced by reducing specimen contamination; a vacuum specimen chamber ensures higher cleanliness and the pattern detectability in the image recognition has been improved. In CD measurements that are repeated ten times, a 2-nm reproducibility value can be achieved (3-sigma standard deviation). Enhanced throughput A new type of transfer robot mechanism is used to shorten the wafer-handling time in atmospheric air. Furthermore, a high-speed image processor and an image-processing algorithm have been developed to achieve a 65-wph (wafers per hour) throughput (in 5- point measurements on Hitachi standard wafer specimens). Process-variation Monitoring Early detection of process variations is essential for production yield control, thus CD-SEM systems should also contain this function. The Model S-9260 has formula-editor and beam-tilt observation functions that enable detecting process variations early and controlling them easily. Formula-editor function The formula-editor function allows users to measure plural dimensional values of an object pattern under test and to monitor variations in configuration of the object pattern arithmetically by using the measured dimensional values. Table 1 shows setting Fig. 2 Observation Examples of Ultrafine Patterns on Model S-9260. Observation examples of a 69-nm wide line and 64-nm diameter holes [EB (electron beam) resist pattern is 0.5 µm thick]. TABLE 1. Setting Examples of Formula Editor Function Item Shape Equation Symmetry Duty ratio property Side-wall angle T L R W B T/B L-R H: known Tan -1 (W/H) Fig. 3 Observation Example of a High-aspectratio Hole on Model S-9260. A hole with an aspect ratio of 20 formed on a 2.0-µmthick BPSG (boron phosphorous silicate glass) film is imaged. The bottom of the hole is clearly visible. TABLE 2. Example Application of Formula-editor Function SEM image Bottom T/B 0.203 µm 0.400 0.199 µm 0.565 0.216 µm 0.678

Hitachi Review Vol. 51 (2002), No. 4 127 examples of the formula-editor function, and Table 2 shows an application example. Arbitrary calculations can be defined for values such as the line-pattern bottom width, top-bottom width ratio, left and right inclination dimensions, and the inclination angle. Using calculation values that are optimal for an object pattern enables effectively detecting variations in the pattern configuration. In pattern recognition, the ratio of top to bottom (T/B) is more responsive than the width of bottom, and hence the former is more useful for detecting process variations. Beam-tilt observation function The beam-tilt-observation function is designed to deflect the primary electron beam to a microstructure pattern so the user can inspect the configurations of the side walls and the regions near the hole bottoms on the pattern, which would otherwise be difficult to observe. In the Model S-9260, the primary electron beam can be tilted in eight directions. The process variation data attained with the functions mentioned above is applicable to APC (advanced process control) for semiconductorfabrication facilities such as pattern-exposure equipment. Thus, process variations can be reduced more efficiently. Instrument-performance Maintenance/Controlsupport Function The Model S-9260 is provided with an opticalperformance-monitor function that enables the user to check the current condition of the optical mechanisms. With this function, the user can judge the axial adjustment timing. The Model S-9260 also has an automatic alignment function for enabling electrical axial adjustment, which will improve selfdiagnostic testability and maintainability. Optical-performance-monitor function The optical-performance-monitor function is incorporated in the Model S-9260 for overall monitoring in axial-adjustment and astigmatismcorrection errors. The dimensional value calibration specimen microscale unique to Hitachi is available as the standard reference. The microscale is a reference device on which a line-space pattern is formed with an accurate pitch (240 nm) by laser interference fringe exposure and silicon monocrystal isotropic etching. The X- and Y-direction images of the microscale are Fourier-transformed to evaluate the image quality. The calculated value is indicated as a ratio to pre-recorded standard image data. The time-course variation can also be controlled by using a time-series graph. Automatic alignment of electron optics Conventionally, users need to manually adjust axially the electron optics at regular intervals or whenever the image quality degrades. The Model S- 9260 is equipped with an automatic alignment function based on image processing, so it can perform operatorindependent accurate axial adjustment in a short time. Supporting New Fabrication Processes Wafer-charge-correcting function Various wiring materials, including low-k materials, and several fabrication processes have been used in recent years, so as a result wafer surfaces have become more likely to be charged. In some cases, charging at 200 to 300 V can cause problems, such as unsuccessful automatic focusing and CD measurement errors, due to unintentional changes in the objective Approx. 50 V V G : charged voltage V r : retarding voltage Approx. 200 V Negatively charged wafer (a) During surface potential measurement V r V G V G Measurement point (b) During CD measurement V Wafer holder V r V G is applied to the wafer holder. Approximation function Actual potential distribution Fig. 4 Scheme of Wafer-charge Correction. A charge voltage on the wafer surface is measured by using an electrostatic voltmeter circuit, and the charge-voltage distribution over the entire wafer surface is approximated with a radius r function. At an arbitrary point in the CD measurement, a voltage of V r V G is applied to the wafer substrate to correct the wafer-surface potential with a retarding voltage V r. V G r

New CD-SEM System for 100-nm Node Process 128 lens optical magnification. To prevent these problems, the Model S-9620 is provided with a wafer-charge-correcting function 2). Using an electrostatic probe mounted on the wafertransfer path, the amount of surface charge is measured during the wafer-transfer operation, and the voltage corresponding to the surface charge is superimposed on a retarding voltage. This way the wafer-surface charge can be corrected without causing an adverse effect on the throughput. Fig. 4 shows a scheme of the wafer-charge correction. Bottom focused image Top focused image ArF resist application package An ArF resist intended for lithography with ArF Accelerating voltage Probe current Magnification Shrinkage 300 V 500 V 1,000 V # of measurements 2 pa 5 pa 50 k 100 k 10 pa 200 k # of measurements # of measurements Composed Fig. 7 Application Example of Multi-focus Function. A clear SEM image can be obtained by composing multiple images acquired at several focal points and by using an advanced image-processing technology. (a) Accelerating voltage (b) Probe current (c) Magnification Fig. 5 Relationship between CD Measurement Parameters and Degree of Shrinkage. The Model S-9260 has an ArF resist-pattern-observation mode. In this mode, limitations are imposed on (1) accelerating voltage, (2) probe current, and (3) measurement magnification. Line-space patterns scanned at different magnifications in both the measurement direction (X) and the orthogonal direction (Y). light at a 193-nm wavelength that is produced by using acrylic resin as a base material is excellent in resolution but problematic in SEM/etching resistance. During an observation the ArF resist noted above is likely to shrink due to electron-beam exposure (see Fig. 5). Since the degree of shrinkage of the ArF resist depends on the energy and dose of the electron-beam exposure, they should be minimized to suppress the shrinkage. Fig. 6 shows an example of CD measurement results. CD (nm) 148 147 146 145 144 143 142 141 1 2 3 4 ArF mode 3 sigma = 1.4 nm 5 Number of measurements 6 Normal mode 3 sigma = 3.8 nm 7 8 9 10 Other Features In addition to the foregoing, the Model S-9260 has a variety of new functions. A multi-focus function, for example, facilitates observing specimens that have a large step difference. Here, in-focus areas only are taken from multiple images that have different focal point positions, and the image is synthesized selectively (see Fig. 7). Thus, the multi-focus function enables high-magnification observations of the entire visual field of a specimen that has a step difference exceeding 10 µm. Fig. 6 Results of 10-times Repeated Measurements of ArF Resist Pattern. In 10-times repeated measurements by scanning at different magnifications for (a) to (c) of Fig. 5 and measurement directions, the pattern shrinkage was 1.4 nm. CONCLUSIONS In semiconductor-device fabrication based on a 0.1- µm design rule or less, CD-SEM systems need to measure finer patterns highly accurately at a high speed

Hitachi Review Vol. 51 (2002), No. 4 129 and the systems need to be applicable to new kinds of materials and processes. The Model S-9260 CD-SEM system described above is an advanced instrument that has features that meet the requirements for fabricating next-generation semiconductor devices based on a 0.1-µm design rule or less. We will continue research and development further to achieve an even higher performance and to realize three-dimensional configuration measurements, enhanced process control functions, automatic measurements linked with CAD data, and other new functions. REFERENCES (1) R. Fukaya, et al., On CD SEM S-9260, Proc. of LSI Testing Symposium (Nov. 2001) in Japanese. (2) K. Sasada, et al., Electron Beam CD Measurement System, Proc. of Nano-Beam Symposium (Dec. 2001) in Japanese. ABOUT THE AUTHORS Osamu Nasu Joined Hitachi, Ltd. in 1990, and now works at the Electronics Systems Design Department 1, Naka Division in the Design & Manufacturing Group of Hitachi High-Technologies Corporation. He is currently engaged in the development of a scanning electron microscope for semiconductor manufacturing. Mr. Nasu can be reached by e-mail at nasu-osamu@naka.hitachi-hitec.com. Katsuhiro Sasada Joined Hitachi, Ltd. in 1984, and now works at the Electronics Systems Design Department 1, Naka Division in the Design & Manufacturing Group of Hitachi High-Technologies Corporation. He is currently engaged in the development of a scanning electron microscope for semiconductor manufacturing. Mr. Sasada can be reached by e-mail at sasada-katsuhiro@naka.hitachi-hitec.com. Mitsuji Ikeda Joined Hitachi, Ltd. in 1985, and now works at the First Department, the System Research System Unit of the Hitachi Research Laboratory. He is currently engaged in the development of the image processing architecture and pattern recognition technology. Mr. Ikeda is a member of the Information Processing Society of Japan (JPSJ) and the Institute of Electronics, Information and Communication Engineers (IEICE), and can be reached by e-mail at ikeda@gm.hrl.hitachi.co.jp. Makoto Ezumi Joined Hitachi, Ltd. in 1989, and now works at the Beam Technology Center of Naka Division in the Design & Manufacturing Group of Hitachi High- Technologies Corporation. He is currently engaged in the development of the core technology used for electron beam instruments. Mr. Ezumi is a member of the Japan Society of Applied Physics (JSAP), and can be reached by e-mail at ezumi-makoto@naka.hitachi-hitec.com.