TOTAL IONIZING DOSE TEST REPORT No. 03T-RT54SX32S-T25JS004 March 12, 2003

Similar documents
TOTAL IONIZING DOSE TEST REPORT No. 03T-RT54SX7S-T25KS006 April 25, 2003

TOTAL IONIZING DOSE TEST REPORT No. 01T-RT54SX32-T6JP05 Jan. 4, 2001

TOTAL IONIZING DOSE TEST REPORT No. 01T-RT54SX32-T6JP04 April 2, 2001

TOTAL IONIZATION DOSE TEST REPORT

Total Ionizing Dose Test Report. No. 14T-RTAX4000S-CQ352-D7FLT1

Total Ionizing Dose Test Report. No. 13T-RTAX4000D-CQ352-D6NR61

TOTAL IONIZING DOSE TEST REPORT (REV1) RT4G150 Lot: KRMLM. September 1 st J.J. Wang, Stephen Varela, Harvey Chen, Kevin Chou, Michael Traas

Total Ionizing Dose Test Report. No. 14T-RTAX4000S-CQ352-D7FLT1

Enhanced Low Dose Rate Sensitivity (ELDRS) Radiation Testing of the RH1814MW Quad Op Amp for Linear Technology

Radiation Lot Acceptance Testing (RLAT) of the RH1016MW UltraFast Precision Comparator for Linear Technology

Enhanced Low Dose Rate Sensitivity (ELDRS) Radiation Testing of the RH1498MW Dual Precision Op Amp for Linear Technology

Enhanced Low Dose Rate Sensitivity (ELDRS) of the RH1078MJ8 Dual Precision Op Amp for Linear Technology

Enhanced Low Dose Rate Sensitivity (ELDRS) Radiation Testing of the RH118W Op-Amp for Linear Technology

DUAL+2.5V RAD HARD PRECISION VOLTAGE REFERENCE

Total Ionizing Dose (TID) Radiation Testing of the RH1016MW UltraFast Precision Comparator for Linear Technology

Enhanced Low Dose Rate Sensitivity (ELDRS) Radiation Testing of the RH117H-Positive Adjustable Regulator for Linear Technology

Radiation Lot Acceptance Testing (RLAT) of the RH6200MW Low Noise Rail-to-Rail Input and Output Op Amp for Linear Technology

Radiation Lot Acceptance Testing (RLAT) of the RH137H Negative Adjustable Regulator for Linear Technology

Radiation Lot Acceptance Testing (RLAT) of the RH1013MJ8 Dual Precision Operational Amplifier for Linear Technology

Radiation Lot Acceptance Testing (RLAT) of the RH1014MW Quad Precision Operational Amplifier for Linear Technology

Enhanced Low Dose Rate Sensitivity (ELDRS) Radiation Testing of the RH1086MK Low Dropout Positive Adjustable Regulator for Linear Technology

Radiation Lot Acceptance Testing (RLAT) of the RH1498MW Dual Rail-to- Rail Input and Output Precision C-Load Op Amp for Linear Technology

Total Ionizing Dose (TID) Radiation Testing of the RH1009MH 2.5V Voltage Reference for Linear Technology

Radiation Lot Acceptance Testing (RLAT) of the RH1009MH 2.5V Voltage Reference for Linear Technology

Radiation Lot Acceptance Testing (RLAT) of the RH1014MW Quad Precision Operational Amplifier for Linear Technology

Total Ionizing Dose Test Report. Z-Series DC-DC Converter

Products contained in this shipment may be subject to ITAR regulations.

Radiation Lot Acceptance Test (RLAT) of the RH27CW Precision Op Amp for Linear Technology

Products contained in this shipment may be subject to ITAR regulations.

Products contained in this shipment may be subject to ITAR regulations.

Products contained in this shipment may be subject to ITAR regulations.

The entire range of digital ICs is fabricated using either bipolar devices or MOS devices or a combination of the two. Bipolar Family DIODE LOGIC

UT54LVDS032LV/E Low Voltage Quad Receiver Data Sheet October, 2017

100 VOLT 10 AMP RAD-HARD H-BRIDGE PWM MOTOR DRIVER/AMPLIFIER Dey Road Liverpool, N.Y (315)

UT54LVDS032 Quad Receiver Advanced Data Sheet

RADIATION HARDENED HIGH AND LOW SIDE GATE DRIVER

Multiplexer for Capacitive sensors

Logic families (TTL, CMOS)

QS54/74FCT373T, 2373T. High-Speed CMOS Bus Interface 8-Bit Latches MDSL QUALITY SEMICONDUCTOR, INC. 1 DECEMBER 28, 1998

UT54LVDS032 Quad Receiver Data Sheet September 2015

RHFAHC00. Rad-Hard, quad high speed NAND gate. Datasheet. Features. Applications. Description

4-bit counter circa bit counter circa 1990

RADIATION HARDENED HIGH AND LOW SIDE GATE DRIVER Product Summary. Description

UT54ACS164245SEI Schmitt CMOS 16-bit Bidirectional MultiPurpose Transceiver Datasheet

Application Note AN-1114

RAD HARD 3.5A SWITCHING REGULATOR

54AC Rad-hard 16-bit transceiver 3.3 V to 5 V bidirectional level shifter. Datasheet. Features. Description

AMICSA Bridging Science & Applications F r o m E a r t h t o S p a c e a n d b a c k. Kayser-Threde GmbH. Space

TID Influence on the SEE sensitivity of Active EEE components

UT54ACS164245S/SE Schmitt CMOS 16-bit Bidirectional MultiPurpose Transceiver Datasheet

UT54LVDM055LV Dual Driver and Receiver Data Sheet June, 2016

Features. Applications. Markets

UT54LVDS031 Quad Driver Data Sheet September,

EXPERIMENT 12: DIGITAL LOGIC CIRCUITS

Digital Systems Power, Speed and Packages II CMPE 650

74F5074 Synchronizing dual D-type flip-flop/clock driver

8-Bit A/D Converter AD673 REV. A FUNCTIONAL BLOCK DIAGRAM

RAD HARD QUAD PRECISION RAIL TO RAIL CURRENT SENSE AMP

MIL-STD-883E METHOD 3024 SIMULTANEOUS SWITCHING NOISE MEASUREMENTS FOR DIGITAL MICROELECTRONIC DEVICES

A radiation-hardened optical receiver chip

DC Electrical Characteristics of MM74HC High-Speed CMOS Logic

RAD HARD 4.5A, 500KHZ STEP DOWN SWITCHING REGULATOR CONTROLLER

4-bit counter circa bit counter circa 1990

Total dose testing of the ISL78845ASRH current mode PWM controller

FTM2 Series HCMOS/TTL OSCILLATORS FOR SPACE APPLICATIONS 0.5MHz to 160 MHz. ( 5 x 3.2 mm, SMD, 2.5 V )

74F50729 Synchronizing dual D-type flip-flop with edge-triggered set and reset with metastable immune characteristics

RAD HARD 36V, 2A, 2.0MHz STEP-DOWN SWITCHING REGULATOR CONTROLLER

REDI. M. Wind (SL), P. Beck (SL), M. Latocha (SL), S. Metzger (INT), M. Poizat(ESA), M. Steffens (INT)

Application Note AN-1125

Total dose testing of the ISL706ARH radiation hardened microprocessor supervisory circuit

Unit 1 Session - 3 TTL Parameters

UT32BS1X833 Matrix-D TM 32-Channel 1:8 Bus Switch October, 2018 Datasheet

TC74ACT74P,TC74ACT74F,TC74ACT74FN,TC74ACT74FT

64-Macrocell MAX EPLD

SY89540U. General Description. Features. Typical Performance. Applications. Precision Low Jitter 4x4 LVDS Crosspoint Switch with Internal Termination

SY89540U. General Description. Features. Typical Performance. Applications. Precision Low Jitter 4x4 LVDS Crosspoint Switch with Internal Termination

STANDARD MICROCIRCUIT DRAWING MICROCIRCUIT, DIGITAL, ASIC, CMOS GATE ARRAY, SPACEWIRE ROUTER, MONOLITHIC SILICON A03

Low Cost 10-Bit Monolithic D/A Converter AD561

54LVTH Memory FEATURES: DESCRIPTION: 16-Bit Buffers/Drivers with 3-State Outputs. Logic Diagram

TID Influence on the SEE sensitivity of Active EEE components. Lionel Salvy

54BCT245. Octal Buffers Transceiver FEATURES: DESCRIPTION: Logic Diagram

Philips Semiconductors Programmable Logic Devices

Dynamic Threshold for Advanced CMOS Logic

INTEGRATED CIRCUITS. PCA9515 I 2 C bus repeater. Product data Supersedes data of 2002 Mar May 13

Application Note 1047

Radiation Test Report Paul Scherer Institute Proton Irradiation Facility

P54FCT373/74fct373 OCTAL TRANSPARENT LATCH WITH 3-STATE OUTPUTS FEATURES DESCRIPTION. Function, Pinout and Drive Compatible with the FCT and F Logic

Philips Semiconductors Programmable Logic Devices

DM74AS651 DM74AS652 Octal Bus Transceiver and Register

HSN Nuclear Event Detector FEATURES: DESCRIPTION: RADIATION HARDNESS CHARACTERISTICS: Logic Diagram

Application Note AN-1113

3-PHASE BRIDGE DRIVER

CMOS the Ideal Logic Family

54SX Family FPGAs RadTolerant and HiRel

Microcircuit Electrical Issues

Features. Applications. Markets

Voltage-to-Frequency and Frequency-to-Voltage Converter ADVFC32

INTEGRATED CIRCUITS. PCA channel I 2 C hub. Product data Supersedes data of 2000 Dec 04 File under Integrated Circuits ICL03.

P54FCT240/74fct240 INVERTING OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS FEATURES DESCRIPTION

P4C1041 HIGH SPEED 256K x 16 (4 MEG) STATIC CMOS RAM

Transcription:

J.J. Wang (408) 522-4576 jih-jong.wang@actel.com TOTAL IONIZING DOSE TEST REPORT No. 03T-RT54SX32S-T25JS004 March 12, 2003 I. SUMMARY TABLE Parameter Tolerance 1. Gross Functionality Passed 100 krad(si) 2. I CC Passed 73 krad(si), total I CC averaged 85 ma after 100 krad(si) and 2 weeks room temperature annealing 3. Input Threshold (V TIL /V IH ) Passed 100 krad(si) 4. Output Drives (V OL /V OH ) Passed 100 krad(si) 5. Propagation Delays Passed 100 krad(si) 6. Transition Time Passed 100 krad(si) II. TOTAL IONIZING DOSE (TID) TESTING A. Device Under Test (DUT) and Irradiation Table 1 lists the DUT information and irradiation conditions. Table 1. DUT information and irradiation conditions Part Number RT54SX32S Package CQFP256 Foundry Matsushita Electronics Corporation Technology 0.25 µm CMOS DUT Design TDSX32CQFP256_2Strings Die Lot Number T25JS004 Quantity Tested 5 Serial Number 13093, 13094, 13097, 13100, 13109 Radiation Facility Defense Microelectronics Activity Radiation Source Co-60 Dose Rate 1 krad(si)/min (±5%) Irradiation Temperature Room Irradiation and Measurement Bias 5.0 V/2.5 V (V CCI /V CCA ) 1

B. Test Method 1. Pre-Irradiation Electrical Tests 2. Irradiate to Specific Dose Fail 3. Post-Irradiation Functional Test Redo Test Using Less Total Dose Pass 4. Post-Annealing Electrical Tests Fig 1 Parametric test flow chart The parametric tests follow the military standard test method 1019.5. Fig 1 shows the testing flow. The time dependent effect (TDE) of this product was previously evaluated by comparing the results of a high dose rate (1 krad(si)/min) against the results of a low dose rate (1 krad(si)/hr). No adverse TDE was observed. Therefore the accelerated aging test (rebound test) is omitted in this report. C. Electrical Parameter Measurements A high utilization design (TDSX32CQ256_2Strings) to address total dose effects in typical space applications is used. The circuit schematics are shown in appendix A. Table 2 lists the electrical parameters measured. The functionality is measured pre-irradiation, post-irradiation, and post-annealing on the output pin (O_AND3 or O_AND4) of the two combinatorial buffer-strings and on the output pins (O_OR4 and O_NAND4) of the shift register. The in-flux I CC is measured on the power supply of the logic-array (I CCA ) and I/O (I CCI ) respectively. During annealing, the I CC of one DUT (S/N number 13097) is monitored independently. The other four DUT are grouped on a burn-in board and their total I CC is monitored. The input logic thresholds (V TIL /V IH ) and output drives (V OL /V OH ) are measured pre-irradiation and postannealing on a combinatorial net, the input pin DA to the output pin QA0. The propagation delays are measured pre-irradiation and post-annealing on the buffer strings in three stages. Each stage has 60, 320, or 560 buffers. The delay is defined as from the input CLOCK to the output. The transient time is measured pre-irradiation and postannealing on O_AND4. The buffer string is controlled by clocked flip-flops during the propagation delay and transient measurements. Unused inputs are grounded with an 1 M ohm resistor during irradiation and an 1.2K ohm resistor during annealing. 2

Table 2. Logic design for parametric tests Parameter/Characteristics Logic Design 1. Functionality All key architectural functions (pins O_AND3, O_AND4, O_OR3, O_OR4, and O_NAND4) 2. I CC (I CCA /I CCI ) DUT power supply 3. Input Threshold (V TIL /V IH ) TTL compatible input buffer (pin DA to QA0) 4. Output Drive (V OL /V OH ) TTL compatible output buffer (pin QA0) 5. Propagation Delay String of buffers (pin LOADIN to Y60, Y320, or O_AND4) 6. Transition Time D flip-flop output (O_AND4) III. TEST RESULTS A. Functionality Every DUT passed the gross functional test at pre-irradiation, post-irradiation, and post-annealing. B. I CC Figs 2-5 show the in-flux I CC of DUT 13093, 13094, 13097 and 13109. DUT 13100 did not have in-flux I CC plot because of an operation error. For the same accumulative total dose, I CC at the present dose rate of 1 krad(si)/min is significant higher than the previous results tested at lower dose rate of 1 krad(si)/hr (see for example report No. 02T-RT54SX32S-T25JS001). At 100 krad(si) total dose, I CC (I CCA and I CCI ) for high dose rate is averaging 188 ma, while I CC for low dose rate is 70 ma. The room temperature biased annealing was performed on every DUT. After 2 weeks, the average I CC dropped to 85 ma. However, the I CC spec is 25 ma. The radiation tolerance for this spec has to be extracted from the annealing characteristic. Fig 6 shows the annealing characteristic of DUT 13097. The current is normalized with the peak current at 100 krad(si). The log-log plot shows a straight line after the short initial stage. Extending the curve to 10 years mission time, the annealing factor is obtained as 0.32 for I CCA and 0.29 for I CCI. Assume that annealing factors are dependent on the product and bias voltage but relatively independent of the total dose in the range of interest, the critical total dose (γ critical ) at the 10-year mission dose rate to induce I CC to 25 ma can be obtained by the equation, ICCA( γ critical ) 0.32 + ICCI ( γ critical ) 0.29 = 25mA Where I CCA (γ) and I CCI (γ) are displayed in Fig 4. The tolerance is thus obtained as approximately 73 krad(si). 3

Fig 2 In-flux I CC of DUT 13093, PS2 supplies I CCI and PS3 supplies I CCA. The current unit is amps and the time unit is days, 0.01 day is equivalent to 14.4 krad(si). I CC reaches the peak at 100 krad(si), irradiation stops after 100 krad(si) and I CC drops due to annealing effect. Fig 3 In-flux I CC of DUT 13094, PS2 supplies I CCI and PS3 supplies I CCA. The current unit is amps and the time unit is days, 0.01 day is equivalent to 14.4 krad(si). I CC reaches the peak at 100 krad(si), irradiation stops after 100 krad(si) and I CC drops due to annealing effect. 4

Fig 4 In-flux I CC of DUT 13097, PS2 supplies I CCI and PS3 supplies I CCA. The current unit is amps and the time unit is days, 0.01 day is equivalent to 14.4 krad(si). I CC reaches the peak at 100 krad(si), irradiation stops after 100 krad(si) and I CC drops due to annealing effect. Fig 5 In-flux I CC of DUT 13109, PS2 supplies I CCI and PS3 supplies I CCA. The current unit is amps and the time unit is days, 0.01 day is equivalent to 14.4 krad(si). I CC reaches the peak at 100 krad(si), irradiation stops after 100 krad(si) and I CC drops due to annealing effect. 5

1 13097 Annealing Curve I CCA Relative Current 0.32 0.29 I CCI 10 years 0.1 1.00E-04 1.00E-03 1.00E-02 1.00E-01 1.00E+00 1.00E+01 1.00E+02 1.00E+03 1.00E+04 Time (Day) Fig 6 I CC annealing curve, the dotted lines are extrapolations for the 10 years flight mission. C. Input Logic Threshold (V IL /V IH ) Table 4 lists the pre-irradiation and post-annealing input logic threshold for each DUT. These parameters are well within the spec limit after 100 krad(si) irradiation. Table 4 Pre-irradiation and post-annealing input logic threshold in voltages DUT Pre-Irradiation Post-Annealing V IL V IH V IL V IH 13093 1.43 1.53 1.26 1.52 13094 1.42 1.56 1.28 1.51 13097 1.44 1.57 1.26 1.52 13100 1.39 1.53 1.26 1.50 13109 1.43 1.51 1.27 1.50 D. Output Characteristics (V OL /V OH ) The pre-irradiation and post-annealing V OL /V OH are listed in table 5 and 6. 100 krad(si) radiation has a negligible effect on these parameters. 6

Table 5 Pre-irradiation and post-annealing V OL (in voltages) at various sinking current DUT 1 ma 12 ma 20 ma 50 ma 100 ma Pre-rad Pos-an Pre-rad Pos-an Pre-rad Pos-an Pre-rad Pos-an Pre-rad Pos-an 13093 0.01 0.01 0.1 0.1 0.17 0.17 0.43 0.43 0.89 0.88 13094 0.01 0.01 0.1 0.1 0.17 0.17 0.43 0.44 0.90 0.90 13097 0.01 0.01 0.1 0.1 0.17 0.17 0.43 0.43 0.90 0.90 13100 0.01 0.01 0.1 0.1 0.17 0.17 0.43 0.43 0.88 0.88 13109 0.01 0.01 0.1 0.1 0.17 0.17 0.44 0.44 0.90 0.90 Table 6 Pre-irradiation and post-annealing V OH (in voltages) at various sourcing current DUT 1 ma 8 ma 20 ma 50 ma 100 ma Pre-rad Pos-an Pre-rad Pos-an Pre-rad Pos-an Pre-rad Pos-an Pre-rad Pos-an 13093 4.98 4.98 4.87 4.86 4.66 4.66 4.11 4.10 2.99 2.97 13094 4.98 4.98 4.86 4.86 4.65 4.65 4.10 4.08 2.97 2.92 13097 4.98 4.98 4.86 4.86 4.65 4.64 4.10 4.07 2.95 2.89 13100 4.99 4.98 4.86 4.86 4.65 4.64 4.10 4.08 2.99 2.93 13109 4.98 4.98 4.86 4.86 4.65 4.65 4.10 4.08 2.96 2.93 E. Propagation Delays Table 7 lists the pre-irradiation and post-annealing propagation delays and radiation-induced degradations. The larger than usual degradation is due to the high dose rate used in this test. However, the degradation is less for shorter buffer strings. In practical designs with buffer strings less than 60 stages, the propagation delay should be well below 10% in low dose rate environment. Table 7 Propagation delays in nanoseconds DUT 60 buffers stage 320 buffers stage 560 buffers stage Pre-Irra Post-Ann Degrad Pre-Irra Post-Ann Degrad Pre-Irra Post-Ann Degrad 13093 53.79 57.3 6.53% 244.65 262.35 7.23% 415.86 444.6 6.91% 13094 54.5 58.875 8.03% 248.03 269.24 8.55% 420.77 459.07 9.10% 13097 54.785 60.44 10.32% 250.29 277.961 11.06% 426.87 501.025 17.37% 13100 53.585 56.875 6.14% 244.3 260.43 6.60% 415.68 452.27 8.80% 13109 54.535 60.12 10.24% 249.06 273.265 9.72% 424.49 471.46 11.07% F. Transition Time The pre-irradiation and post-annealing rising, and falling edges are plotted in Figs 7-16. The voltage scale in these plots is 2 V/div, and the time scale is 2 ns/div. The radiation-induced degradation is not very obvious in every case. The transition time is within few nanoseconds in every case. 7

Fig 7(a) Pre-irradiation rising edge of DUT 13093 Fig 7(b) Post-annealing rising edge of DUT 13093 8

Fig 8(a) Pre-irradiation rising edge of DUT 13094 Fig 8(b) Post-annealing rising edge of DUT 13094 9

Fig 9(a) Pre-irradiation rising edge of DUT 13097 Fig 9(b) Post-annealing rising edge of DUT 13097 10

Fig 10(a) Pre-irradiation rising edge of DUT 13100, notice that the time scale is 1 ns/div, which is different from 2 ns/div used in Fig 10(b). Fig 10(b) Post-annealing rising edge of DUT 13100 11

Fig 11(a) Pre-irradiation rising edge of DUT 13109 Fig 11(b) Post-annealing rising edge of DUT 13109 12

Fig 12(a) Pre-irradiation falling edge of DUT 13093 Fig 12(b) Post-annealing falling edge of DUT 13093 13

Fig 13(a) Pre-irradiation falling edge of DUT 13094, notice that the time scale is 1 ns/div, which is different from 2 ns/div used in Fig 13(b). Fig 13(b) Post-annealing falling edge of DUT 13094 14

Fig 14(a) Pre-irradiation falling edge of DUT 13097 Fig 14(b) Post-annealing falling edge of DUT 13097 15

Fig 15(a) Pre-irradiation falling edge of DUT 13100, notice that the time scale is 1 ns/div, which is different from 2 ns/div used in Fig 15(b). Fig 15(b) Post-annealing falling edge of DUT 13100 16

Fig 16(a) Pre-irradiation falling edge of DUT 13109 Fig 16(b) Post-annealing falling edge of DUT 13109 17

APPENDIX A DUT DESIGN SCHEMATICS 18

19

Note for TDSX32CQFP256_2Strings design Each string has 560 buffers. Y60 is taken out of 60 buffers in string D0. Y320 is taken out of 320 buffers in string D0. 20

Note for TDSX32CQFP256_2Strings design There are only 20 buffers in this page. 21

22

23

24

25

26

27

28

29

30

31

32

33