PI2EQX Gbps, 1:2 Port Switch, SATA2/SAS ReDriver. Description. Features. Pin Description (Top Side View)

Similar documents
PI2EQX3232A. 3.2Gbps, 2-Port, SATA/SAS, Serial Re-Driver. Features. Description. Block Diagram. Pin Description

PI2EQX4432D 2.5 Gbps x2 Lane PCI Express Repeater/Equalizer with Signal Detect and Flow-Through Pinout

PI3EQX7502AI. 5.0Gbps, 1-port, USB3.0 ReDriver. Description. Features. Pin Diagram (Top Side View) Block Diagram. Pericom USB 3.

PI3EQX6741ST. Features. Description. Applications. Block Diagram. Pin Diagram (Top Side View) A product Line of Diodes Incorporated

PI6C49X0208. High Performance 1:8 Multi-Voltage CMOS Buffer

Description. Applications

PI6C49X0204A. Low Skew 1 TO 4 Clock Buffer. Features. Description. Block Diagram. Pin Assignment

PI2EQXDP101-A. 1 to 1 DisplayPort ReDriver. Features

PI6C V/3.3V 1.5GHz Low Skew 1-to-10 Differential to LVPECL Fanout Buffer with 2 to 1 Differential Clock Input Mux /Q4 /Q5 /Q6 /Q3

PI2DBS GHz, Differential Broadband Signal Switch, 2-Differential Channel, 2:1 Mux/DeMux Switch

PI6LC48S25A Next Generation HiFlex TM Ethernet Network Clock Generator

Description Q0+ Q0- Q1+ Q1- Q2+ Q2- VDD Q3+ Q3- Q4+ Q4- CLK_SEL CLK0. nclk0 Q5+ Q5- SYNC_OE Q6+ Q6- CLK1. nclk1 Q7+ Q7- VEE Q8+ Q8- Q9+ Q9-

PI2EQX6812. Description. Features. Pin Configuration (Top-Side View) Block Diagram. A product Line of Diodes Incorporated

2.5V/3.3V 500MHz Low Skew 1-to-10 Differential to LVPECL Fanout Buffer with 2 to 1 Differential Clock Input Mux

PI6LC4830. HiFlex TM Network Clock Generator. Features. Description. Pin Configuration. Block Diagram

PI3PCIE V, PCI Express Lane, (4-Channel), Differential Mux/Demux with Bypass. Features. Description. Truth Table

PI3PCIE V, PCI Express 3.0, 1-Lane, 2-Channel, 8Gbps, 2:1 Mux/DeMux Switch w/ Single Enable

PI2EQX6864-A. 6.5Gbps 4-Lane SAS2/SATA/XAUI ReDriver with Equalization, Emphasis and Flow-through pinout. Description. Features.

PI3VDP411LSR. Dual Mode DisplayPort to DVI/HDMI Electrical Bridge (Level Shifter) Description. Features. Pin Configuration (48-Pin TQFN) GND

PI6C4511. PLL Clock Multiplier. Features. Description. Block Diagram. PLL Clock Synthesis and Control Circuit. Output Buffer. Crystal Oscillator

PI6C High Performance LVPECL Fanout Buffer. Features. Description. Applications. Pin Configuration (20-Pin TSSOP) Block Diagram

PI3EQX1204-C. 12.5Gbps 4-channel, SAS3 ReDriver with Linear Equalization. Features. Description. Application. Pin Configuration (Top-Side View)

PI6LC48P0201A 2-Output LVPECL Networking Clock Generator

PI3USB10LP-A. USB 2.0 High-Speed (480 Mbps) Signal Switch Targeted for Battery Powered Applications. Description. Features.

PI3VDP411LSA. Dual Mode DisplayPort to DVI/HDMI Electrical bridge (Level Shifter) Features. Description. Pin Configuration (48-Pin TQFN) GND

PI6LC48P03A 3-Output LVPECL Networking Clock Generator

PI2EQX Gbps 4-Lane SAS2/SATA/XAUI ReDriver with Equalization, Emphasis and Flow-through pinout. Features. Description.

PI2PCIE V, PCI Express Gen2 Compliant, 4-Differential Channel, 2:1 Mux/DeMux Switch

PI6CL V/1.5V, 200MHz, 1:4 Networking Clock Buffer. Features. Description. Pin Description

PI6CX201A. 25MHz Jitter Attenuator. Features

Dual-Rate Fibre Channel Limiting Amplifier

PI3USB V USB 3.0 SuperSpeed Dual 2:1 Mux/DeMux Switch with Enable. Description. Features. Application Routing USB 3.0 SuperSpeed signals.

PI6C :4 24MHz Clock Buffer. Description. Features. Applications. Block Diagram. Pin Configuration (16-Pin TSSOP) 16-pin (173 mil) TSSOP

PI2PCIE2422. PCI Express Gen II Compliant, 8-Differential Channel Switch with 8:4 Mux/DeMux Option. Features. Description. Truth Table.

NOT RECOMMENDED FOR NEW DESIGNS

MAX14950 Quad PCI Express Equalizer/Redriver

PI5V330S. Low On-Resistance Wideband/Video Quad 2-Channel Mux/DeMux. Features. Description. Block Diagram. Pin Configuration.

Description. Applications. ÎÎNetworking systems ÎÎEmbedded systems ÎÎOther systems

PI6C PCI Express Clock. Product Features. Description. Block Diagram. Pin Configuration

PI3USB223. USB 2.0 High-Speed and Audio Switches with Negative Signal Capability D+/R D-/L V DD ASEL GND VBUS. Description. Features.

PI6C557-03B. PCIe 3.0 Clock Generator with 2 HCSL Outputs. Features. Description. Pin Configuration (16-Pin TSSOP) Block Diagram

PI6C557-03AQ. PCIe 2.0 Clock Generator with 2 HCSL Outputs for Automotive Applications. Description. Features. Pin Configuration (16-Pin TSSOP)

PI5C Bit Bus Switch with Individual Enables A 1 B 1 GND. Features. Description. Pin Configuration. Block Diagram.

5.0Gbps 4-Lane PCIe 2.0 ReDriver with Equalization, Emphasis, & I 2 C Control. Description. Figure1. PCIe 2.0 ReDriver. xytxxytx+

EVALUATION KIT AVAILABLE Quad PCI Express Equalizer/Redriver OUT2N GND OUT0N GND OUT3N GND OUT1N GND OUT1P OUT2P GND MAX4950 IN1P IN2P GND GND GND

PI3HDMI412FT. 4-Differential Channel, 2:1 Mux/DeMux, DVI/HDMI Compliant Signal Switch with Flow-through Pin Out

PI6LC48P Output LVPECL Networking Clock Generator

CLK_EN CLK_SEL. Q3 THIN QFN-EP** (4mm x 4mm) Maxim Integrated Products 1

PI3VDP Lane DisplayPort Rev 1.2 Compliant Switch. Description. Features. Application. Block Diagram

Description IA 3 IA 2 IA 1 GND. Truth Table (1) H X X Hi-Z Disable S 0-1. L L L I0 S1-0 = 0 L L H I1 S1-0 = 1 Y A to Y B

Description. Applications. Truth Table

TOP VIEW. Maxim Integrated Products 1

Features. Applications. Markets

PI6C V/3.3V, 500 MHz Twelve 2-to-1 Differential LVPECL Clock Multiplexer. Description. Features. Block Diagram.

Features. Applications. Markets

Description D2+A D2-A D3+A D3-A D0+B D0-B D1+B D1-B D2+B D2-B D3+B D3-B AUX+ A AUX- A HPD A CAB_DETA/LEDA AUX+ B AUX- B HPD B CAB_DETB/LEDB

Description. This Clock Multiplier is the most cost-effective way to Input crystal frequency of 5-40 MHz

PI6LC48P0301A 3-Output LVPECL Networking Clock Generator

TOP VIEW MAX9111 MAX9111

PI3L V Quad, 2:1 Mux/DeMux Fast Ethernet LAN Switch w/ Single Enable. Description. Features. Applications. Pin Configuration.

PI5V330A. Low On-Resistance Wideband/Video Quad 2-Channel Mux/DeMux. Features: Description. Pin Diagram. Block Diagram. Pin Description.

SY55859L. General Description. Features. Applications. 3.3V, 3.2Gbps Dual 2X2 Crosspoint Switch

Dual 1:5 Differential LVPECL/LVECL/HSTL Clock and Data Drivers

PI6C V Low Skew 1-to-4 LVTTL/LVCMOS to LVPECL Fanout Buffer. Description. Features. Block Diagram. Pin Configuration

PI74STX2G Bit Level Shifting Buffer/Transceiver with Configurable Dual Supply Voltage. Features. Description. Block Diagram

SY58626L. General Description. Features. Applications

SY89854U. General Description. Features. Typical Applications. Applications

PT7M1818/1813 Supervisory Circuit

Description. Applications

LVDS/Anything-to-LVPECL/LVDS Dual Translator

PI3VeDP212 2-lane DisplayPort Switch/Mux for DP Driven Panels with Triple Control Pins

NOT RECOMMENDED FOR NEW DESIGNS. Features. Applications. Markets

Dual-Rate Fibre Channel Repeaters

PI3USB V, USB 2.0 High-Speed Signal Switch w/ Low THD Channels for Audio Signals. Features. Pin Description. Truth Table

PI3C V/3.3V, High Bandwidth, Hot Insertion 8-Bit, 2-Port, Bus Switch. Description. Features. Pin Configuration. Block Diagram.

PI6C B. 3.3V Low Jitter 1-to-4 Crystal/LVCMOS to LVPECL Fanout Buffer. Description. Features. Block Diagram. Pin Diagram

SY89871U. General Description. Features. Typical Performance. Applications

SY89850U. General Description. Features. Typical Application. Applications. Markets

Features. Applications. Markets

PI5C32X384/32X384C. 20-Bit, 2-Port Bus Switch. Features. Description. Pin Configuration. Block Diagram. Pin Description

4GHz, 1:4 LVPECL FANOUT BUFFER/ TRANSLATOR WITH INTERNAL TERMINATION

PT8A3252/54 5LED Ceramic Heating Controller

Dual PCI Express Equalizer/Redriver

PI5A3158B Low Voltage Dual SPDT Analog Switch 2:1 Mux/Demux Bus Switch

PI6LC48P03 3-Output LVPECL Networking Clock Generator

Low-Jitter, Precision Clock Generator with Two Outputs

PT7C4502 PLL Clock Multiplier

3.3V/5V 800MHz LVTTL/LVCMOS-to-DIFFERENTIAL LVPECL TRANSLATOR

ECL/PECL Dual Differential 2:1 Multiplexer

5GHz, 1:2 LVPECL FANOUT BUFFER/TRANSLATOR WITH INTERNAL INPUT TERMINATION

Description. Features. Application. Pin Assignment. Pin Description. Logic Function Table PI5A3158B

ULTRA PRECISION 4 4 CML SWITCH WITH INTERNAL I/O TERMINATION

PI3V312. Low On-Resistance, 3.3V High-Bandwidth 4-Port, 2:1 Mux/DeMux VideoSwitch. Features. Description. Block Diagram. Pin Configuration S 1 Y A 4

ULTRA PRECISION 8:1 MUX WITH INTERNAL TERMINATION AND 1:2 CML FANOUT BUFFER

PI5C3253. Dual 4:1 Mux/DeMux Bus Switch

PI3VDP Lane DisplayPort Rev 1.2 Compliant Switch. Features. Description. Application. Block Diagram

SY89540U. General Description. Features. Typical Performance. Applications. Precision Low Jitter 4x4 LVDS Crosspoint Switch with Internal Termination

PI5C16861 PI5C (25Ω) 20-Bit, 2-Port Bus Switch

3.3V/5V PECL/ECL 3GHz DUAL DIFFERENTIAL 2:1 MULTIPLEXER

PI6LC48P Output LVPECL Networking Clock Generator

Transcription:

Features ÎÎTwo 3.2Gbps differential signal ÎÎAdjustable Receiver Equalization ÎÎ100-Ohm Differential CML I/O s ÎÎIndependent output level control ÎÎInput signal level detect and squelch for each channel ÎÎOOB support ÎÎLow Power (100mW per Channel) ÎÎStand-by Mode Power Down State ÎÎV DD Operating Range: 1.5V to 1.8V ÎÎIndustrial Operating Temperature Range: -40 C to 85 C ÎÎPackaging: 28-TQFN (3.5x 5.5mm) Description Pericom Semiconductor s PI2EQX3421 is a low power, signal ReDriver. The device provides programmable equalization, to optimize performance over a variety of physical mediums by reducing Inter-Symbol Interference. PI2EQX3421 supports two 100-Ohm Differential CML data I/O s between the Protocol ASIC to a switch fabric, across a backplane, or to extend the signals across other distant data pathways on the user s platform. The integrated equalization circuitry provides flexibility with signal integrity of the signal input to ReDriver. A low-level input signal detection and output squelch function is provided for each channel. Each channel operates fully independently. When the channels are enabled (CE=1) and operating, that channels input signal level (on XIN+/-) determines whether the output is enabled. If the input signal level of the channel falls below the active threshold level (Vth-) then the outputs are driven to the common mode voltage. In addition to signal conditioning, Pericom s PI2EQX3421 also provides power management Stand-by mode operated by the Chip Enable (CE) pin. Block Diagram Pin Description (Top Side View) F_IN+ EQUALIZER FA_ES F_IN- F_SD FA_OUT+ FA_OUT- FB_OUT+ F_EQ RA_EQ FA_ES CE FB_OUT- FB_ES RA_IN+ RA_IN- RA_EQ R_OUT+ R_OUT- R_ES F_EQ RA_SD LOGIC RB_SD EQUALIZER RA_SD F_SD F_IN+ F_IN- 1 28 27 26 25 24 2 3 4 5 6 7 8 GND 23 22 21 20 19 18 17 9 16 12 13 14 10 11 15 R_OUT+ R_OUT- RB_SD FA_OUT+ FA_OUT- RA_IN+ RA_IN- FB_OUT+ FB_OUT- RB_IN+ RB_IN- CH_SEL TEST# CE CONTROL LOGIC EQUALIZER RB_IN+ RB_IN- RB_EQ FB_ES R_ES CH_SEL RB_EQ 1

Pin Description Pin # Pin Name Type Description Chip Enable "high" provides normal operation. "Low" for power down mode. 25 CE Input With internal 50K-Ohm pull-up resistor. Channel Select "high" selects path A. "Low" selects path B. With internal 50K- 14 CH_SEL Input Ohm pull-up resistor. Selection pin for equalizer of Fin. "Low" means 2.5dB, "high" means 6.5dB. With 28 F_EQ Input internal 50K-Ohm pull-up resistor. 4 F_IN+ Input CML input channel F with internal 50-Ohm pull down. 5 F_IN- 2 F_SD Output Channel Fin Signal detector output. Provides "high" when a signal is detected. "High" means FA_OUT operates to the SATA i/m standard. "Low" means FA_ 26 FA_ES Input OUT support SATAx standard. With internal 50K-Ohm pull-up resistor. 24 FA_OUT+ Output CML output channel FA with internal 50-Ohm pull up. 23 FA_OUT- "High" means FB_OUT operates to the SATA i/m standard. "Low" means FB_ 12 FB_ES Input OUT support SATAx standard. With internal 50K-Ohm pull-up resistor. 19 FB_OUT+ Output CML output channel FB with internal 50-Ohm pull up. 18 FB_OUT- Center Pad GND GND Supply ground. "High" means Rout operates to the SATA i/m standard. "Low" means Rout support SATAx standard. With internal 50K-Ohm pull-up resistor. 13 R_ES Input Selection pin for equalizer of RA_IN. "Low" means 2.5dB, "high" means 6.5dB. 27 RA_EQ Input With internal 50K-Ohm pull-up resistor. 21 RA_IN+ Input CML input channel RA with internal 50-Ohm pull down. 20 RA_IN- 1 RA_SD Output Signal detector for Channel RA_IN. Provides "high" when signal is detected. Selection pin for equalizer of RB_IN. "Low" means 2.5dB, "high" means 6.5dB. 11 RB_EQ Input With internal 50K-Ohm pull-up resistor. 16 RB_IN+ Input CML input channel RB with internal 50-Ohm pull down. 15 RB_IN- 10 RB_SD Output Signal detector for Channel RB_IN. Provides "high" when signal is detected. 8 R_OUT+ Output CML output channel R with internal 50-Ohm pull up. 9 R_OUT- 3,6,7,17,22 Power Positive Supply Voltage, 1.5V to 1.8V (±0.1V) 2

Equalizer Selection x_eq Compliance Channel @ 1.6 GHz 0 1.5dB ± 1.0dB 1 5.5dB ± 1.0dB Output CML Buffer CE CH_SEL X_ES FA_OUT FB_OUT R_OUT 0 X X 1 0 0-0.6V -0.6V 1 0 1-0.3V -0.3V 1 1 0-0.6V -0.6V 1 1 1-0.3V -0.3V 3

Maximum Ratings (Above which useful life may be impaired. For user guidelines, not tested.) Storage Temperature... 65 C to +150 C Supply Voltage to Ground Potential... 0.5V to +2.5V DC SIG Voltage... 0.5V to +0.5V Current Output...-25mA to +25mA Power Dissipation Continous...500mW Operating Temperature... -40 to +85 C Note: Stresses greater than those listed under MAXIMUM RAT- INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. AC/DC Electrical Characteristics (V DD = 1.4V to 1.9V) Symbol Parameter Conditions Min. Typ. Max. Units P STANDBY Supply Power CE = LVCMOS Low 1 mw P ACTIVE Active Supply Power CE = LVCMOS High 0.25 W T pd Latency Input to Output 1.0 ns T SW Switch time, idle to active CH_Sel toggles 50 ns CML Receiver Input Differential Input Peak-topeak Voltage V RX-DIFFP-P 0.200 V AC Peak Common Mode V RX-CM-ACP 150 mv Input Voltage Z RX-DC DC Input Impedance 40 50 60 DC Differential Input Ohm Z RX-DIFF-DC 85 100 115 Impedance Equalization J RS Residual Jitter (1,2) Total Jitter 0.3 Ulp-p J RM Random Jitter (1,2) 1.5 psrms Signal Detector Performance V TH Threshold CE = 1 65 (3) 200 (3) mvppd T EN Enable/disable time 16 ns Notes 1. K28.7 pattern is applied differentially at point A as shown in Figure 1. 2. Total jitter does not include the signal source jitter. Total jitter (TJ) = (14.1 RJ + DJ) where RJ is random RMS jitter and DJ is maximum deterministic jitter. Signal source is a K28.5 ± pattern (00 1111 1010 11 0000 0101) for the deterministic jitter test and K28.7 (0011111000) or equivalent for random jitter test. Residual jitter is that which remains after equalizing media-induced losses of the environment of Figure 1 or its equivalent. The deterministic jitter at point B must be from media-induced loss, and not from clock source modulation. JItter is measured at 0V at point C of Figure 1. 3. Using Compliance test at 1.5Gbps and 3Gbps. Also using OOB (OOB is formed by ALIGNp primitive or D24.3) test patterns at 1.5Gbps. The ALIGN primitive (K28.5+D10.2+D27.3 = 0011111010+0101010101+0010011100). The D24.3 = 00110011001100110011 4

AC/DC Electrical Characteristics Symbol Parameter Conditions Min. Typ. Max. Units CML Transmitter Output (100-Ohm differential) Differential Peak-to-peak Output x_es=1 400 750 V TX-DIFFP-P Voltage (1) V TX-DIFFP-P mvppd = 2* V TX-D+ - V TX-D- x_es=0 800 1300 Common-Mode Voltage (1) x_es=1 V DD -0.6 V TX-C V TX-D+ + V TX-D- / 2 x_es=0 V DD -0.3 mv t F, t R Transition Time 20% to 80% 150 ps t F -t R / t F +t R Transition Mismatch Time 20% to 80% 20 % Z OUT Output resistance Single ended 50 Ohm Z TX-DIFF-DC DC Differential TX Impedance 80 100 120 Ohm C TX AC Coupling Capacitor 0.3 4.7 12 nf LVCMOS Control Pins 0.65 V IH Input High Voltage V DD 0.35 V IL Input Low Voltage V DD V I IH Input High Current 250 I IL Input Low Current 500 µa V OH DC Output Logic High I OH = 4mA V DD - 0.45 V V OL DC Output Logic Low I OL = 4mA 0.4 Note: 1. When x_es=0, select SATAx standard. When x_es=1, select SATAI/m standard. FR4 Signal Source A B Pericom PI2EQX3421 C SmA SmA Connector Connector In Out 30IN Figure 1. Test Condition Referenced in the Electrical Characteristic Table 5

Packaging Mechanical: 28-contact TQFN (ZH) DATE: 07/11/12 DESCRIPTION: 28-Contact, Very Thin Quad Flat No-Lead, TQFN PACKAGE CODE: ZH28 DOCUMENT CONTROL #: PD-2034 REVISION: C 12-0419 Note: For latest package info, please check: http://www.pericom.com/products/packaging/mechanicals.php Ordering Information Ordering Number Package Code Package Description PI2EQX3421ZHE ZH Pb-Free and Green 28-contact TQFN Notes: Thermal characteristics can be found on the company web site at www.pericom.com/packaging/ E = Pb-free and Green X suffix = Tape/Reel Pericom Semiconductor Corporation 1-800-435-2336 www.pericom.com 6