T10/05-428r0. From: Yuriy M. Greshishchev, PMC-Sierra Inc. Date: 06 November 2005

Similar documents
OIF CEI 6G LR OVERVIEW

06-011r0 Towards a SAS-2 Physical Layer Specification. Kevin Witt 11/30/2005

06-496r3 SAS-2 Electrical Specification Proposal. Kevin Witt SAS-2 Phy Working Group 1/16/07

04-370r1 SAS-1.1 Merge IT and IR with XT and XR 1 December 2004

CAUI-4 Chip Chip Spec Discussion

To learn statistical bit-error-rate (BER) simulation, BER link noise budgeting and using ADS to model high speed I/O link circuits

As presented at Euro DesignCon 2004 Channel Compliance Testing Utilizing Novel Statistical Eye Methodology

SAS-2 6Gbps PHY Specification

Date: October 4, 2004 T10 Technical Committee From: Bill Ham Subject: SAS 1.1 PHY jitter MJSQ modifications

To learn Statistical Bit-error-rate (BER) simulation, BERlink noise budgeting and usage of ADS to model high speed I/O link circuits.

04-370r2 SAS-1.1 Merge IT and IR with XT and XR 9 December 2004

SAS-2 6Gbps PHY Specification

Beta and Epsilon Point Update. Adam Healey Mark Marlett August 8, 2007

Comparison of Time Domain and Statistical IBIS-AMI Analyses Mike LaBonte SiSoft

Comparison of Time Domain and Statistical IBIS-AMI Analyses

Related Documents sas1r05 - Serial Attached SCSI 1.1 revision r1 - SAS-1.1 Merge IT and IR with XT and XR (Rob Elliott, Hewlett Packard)

For IEEE 802.3ck March, Intel

Chip-to-module far-end TX eye measurement proposal

FIBRE CHANNEL CONSORTIUM

04-370r0 SAS-1.1 Merge IT and IR with XT and XR 6 November 2004

CFORTH-X2-10GB-CX4 Specifications Rev. D00A

IEEE Std 802.3ap (Amendment to IEEE Std )

Survey of High-Speed Serial Technologies

DP Array DPAM/DPAF Final Inch Designs in Serial ATA Generation 1 Applications 10mm Stack Height. REVISION DATE: January 11, 2005

Toward SSC Modulation Specs and Link Budget

Transmit Waveform Calibration for Receiver Testing. Kevin Witt & Mahbubul Bari Jan 15, r1

Baseline Proposal for 100G Backplane Specification Using PAM2. Mike Dudek QLogic Mike Li Altera Feb 25, 2012

Ultra320 SCSI with Receiver Equalization, 25 meters into a Backplane with 6 loads. Russ Brown Quantum Corporation

Q2 QMS-DP/QFS-DP Series 11 mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications. Revision Date: February 22, 2005

Asian IBIS Summit, Tokyo, Japan

CAUI-4 Consensus Building, Specification Discussion. Oct 2012

QPairs QTE-DP/QSE-DP Final Inch Designs in Serial ATA Generation 1 Applications 5mm Stack Height. REVISION DATE: January 12, 2005

yellow highlighted text indicates refinement is needed turquoise highlighted text indicates where the text was original pulled from

RiseUp RU8-DP-DV Series 19mm Stack Height Final Inch Designs in Serial ATA Generation 1 Applications. Revision Date: March 18, 2005

100 Gb/s: The High Speed Connectivity Race is On

Product Specification Gb/s RoHS Compliant Short Wavelength 2x5 SFF Transceiver. FTLF8519F2xTL

56+ Gb/s Serial Transmission using Duobinary Signaling

IEEE CX4 Quantitative Analysis of Return-Loss

Signal Integrity Test Report

DFEEYE Reference Receiver Solutions for SAS-2 Compliance Testing r0

ULTRASCALE DDR4 DE-EMPHASIS AND CTLE FEATURE OPTIMIZATION WITH STATISTICAL ENGINE FOR BER SPECIFICATION

Bridging the Measurement and Simulation Gap Sarah Boen Marketing Manager Tektronix

Product Specification 10Gb/s Laserwire Serial Data Link Active Cable FCBP110LD1Lxx

08-027r2 Toward SSC Modulation Specs and Link Budget

x-mgc Part Number: FCU-022M101

Based on IEEE 802.3ae Draft 3.1 Howard Baumer, Jurgen van Engelen Broadcom Corp.

F i n i s a r. Product Specification Quadwire 40 Gb/s Parallel Active Optical Cable FCBG410QB1Cxx

High-Speed Circuits and Systems Laboratory B.M.Yu. High-Speed Circuits and Systems Lab.

A possible receiver architecture and preliminary COM Analysis with GEL Channels

Keysight Technologies M8062A 32 Gb/s Front-End for J-BERT M8020A High-Performance BERT

40 AND 100 GIGABIT ETHERNET CONSORTIUM

F i n i s a r. Product Specification C.wire 120 Gb/s Parallel Active Optical Cable FCBGD10CD1Cxx

SV2C 28 Gbps, 8 Lane SerDes Tester

Ultra640 SCSI with Receiver Equalization, 25 meters into a Backplane with 6 loads. Russ Brown Quantum Corporation

3 Definitions, symbols, abbreviations, and conventions

To learn fundamentals of high speed I/O link equalization techniques.

The Price Performance Leader in 100% Compatible Optical Transceivers

The Price Performance Leader in 100% Compatible Optical Transceivers

Product Specification Gb/s RoHS Compliant Short Wavelength 2x5 SFF Transceiver. FTLF8519F2xCL. FTLF8519F2xCL

DWDM XENPAK Transceiver, 32 wavelengths, SC Connectors, 80km over Single Mode Fiber

AA C 1000BASE-CWDM, Small Form-factor Pluggable (SFP), 1.25Gb/s data rate, 1590nm wavelength, 70Km reach

PRODUCT FEATURES APPLICATIONS. Pin Assignment: 1 Gigabit Long-Wavelength SFP Transceiver SFP-SX-MM

Product Specification Quadwire FDR Parallel Active Optical Cable FCBN414QB1Cxx

XFP-10G-Z-OC192-LR2-C

TITLE. Image. Topic: Topic: Hee-Soo o LEE, Keysight Technologies Cindy Cui, Keysight Technologies

M.2 SSIC SM Electrical Test Specification Version 1.0, Revision 0.5. August 27, 2013

32Gbaud PAM4 True BER Measurement Solution

Product Specification Gb/s RoHS Compliant Short-Wavelength 2x7 SFF Transceiver. FTLF8524E2xNy

Serial ATA International Organization

1.25Gb/s 160km DWDM SFP Transceiver (OP340GD-D ) Hot Pluggable, Duplex LC, 100GHz, DWDM DFB & APD, Single-mode, DDM

EE290C Spring Lecture 5: Equalization Techniques. Elad Alon Dept. of EECS 9" FR4 26" FR4. 9" FR4, via stub.

BTI-10GLR-XN-AS. 10GBASE-LR XENPAK Transceiver,1310nm, SC Connectors, 10km over Single-Mode Fiber. For More Information: DATA SHEET

Product Specification. 6.1 Gb/s Short-Wavelength SFP+ Transceiver FTLF8526P3BNL

Preliminary Product Specification Quadwire 40 Gb/s Parallel Breakout Active Optical Cable FCBN510QE2Cxx APPLICATIONS

Specifying a Channel Through Impulse Response. Charles Moore July 9, 2004

PROLABS XENPAK-10GB-SR-C

Application Note 5044

ECEN720: High-Speed Links Circuits and Systems Spring 2017

UNH IOL SAS Consortium SAS-3 Phy Layer Test Suite v1.0

SHF Communication Technologies AG. Wilhelm-von-Siemens-Str. 23D Berlin Germany. Phone Fax

PROLABS JD121B-C. 10 Gigabit 1550nm SingleMode XFP Optical Transceiver, 40km Reach.

Product Specification Quadwire 40 Gb/s Parallel Active Optical Cable FCCx410QD3Cyy

Preliminary COM results for two reference receiver models

Channel operating margin for PAM4 CDAUI-8 chip-to-chip interfaces

C2M spec consistency and tolerancing

End-to-End System-Level Simulations with Repeaters for PCIe Gen4: A How-To Guide

High-Speed Interconnect Technology for Servers

Baseline COM parameters for 50G Backplane and Copper Cable specifications

1 / 8

A SerDes Balancing Act: Co-Optimizing Tx and Rx Equalization Settings to Maximize Margin. Donald Telian, Owner SiGuys Todd Westerhoff, VP SiSoft

X2-10GB-LR-OC Transceiver, 1310nm, SC Connectors, 10km over Single-Mode Fiber.

DWDM XENPAK Transceivers, 32 wavelengths, SC Connectors, 80km over Single Mode Fiber

InfiniBand Trade Association

High-Speed Link Tuning Using Signal Conditioning Circuitry in Stratix V Transceivers

A Significant Technology Advancement in High-Speed Link Modeling and Simulation

Clause 71 10GBASE-KX4 PMD Test Suite Version 0.2. Technical Document. Last Updated: April 29, :07 PM

IEEE 802.3ap. Transmitter Tap Range Selection. Brian Brunn, Xilinx Robert Brink, Agere Systems. 21 June 2005

Advanced Memory Buffer (AMB), Characterization of Timing and Voltage Specifications

This 1310 nm DFB 10Gigabit SFP+ transceiver is designed to transmit and receive optical data over single mode optical fiber for link length 10km.

Product Specification. 3.7 Gb/s RoHS Compliant Short-Wavelength SFP Transceiver FTLF8524P3BNL

Transcription:

T10/05-428r0 SAS-2 channels analyses and suggestion for physical link requirements To: T10 Technical Committee From: Yuriy M. Greshishchev, PMC-Sierra Inc. (yuriy_greshishchev@pmc-sierra.com) Date: 06 November 2005 Subject: T10/05-428r0 SAS-2 channel compliance analyses and suggestion for electrical specification Revision History Revision 0 (06 November 2005) first revision Related Documents T10/05-357r0 SAS-2 External Cable Electrical Specification T10/05-389r0 SAS-2 Channel Models (4-Connector, Board-to-Board) T10/05-384r0 SAS-2 Channel Models (3-Connector, Board-to-Board) T10/05-390r0 SAS-2 Channel Models (3-Connector, Board/Cable/Backplane/Drive) T10/05-404r0 SAS-2 Multilane Cable Assembly Model, six meter T10/05-401r0 SAS-2 Multilane Cable Assembly Model, half meter T10/05-393r0 SAS-2 Channel Model (4 boards / 3 mated connectors) OIF-CIE-02.0 Common Electrical I/O (CEI)- Electrical and Jitter Interoperability agreements for 6G+ bps and 11G+ bps I/O Overview The SAS-2 channel performance analyzed for the models posted at T10 and listed above. The analyses method is similar to OIF-CEI-02.0 compliance method for 6G+ LR, but modified for SAS-2 environment. Reference transmitter is a one-tap Tx with post-cursor de-emphasis, and reference receiver is a five-tap DFE equalizer. Our results do not necessary mandate DFE solution and are applicable to an FIR equalizer with similar performance. Since there was no crosstalk data posted for the backplanes, the crosstalk contribution could be factored in by analyzing amplitude and jitter margins. PMC Sierra in-house statistical eye simulation tool (with method recommended by OIF-CEI-02.0) was employed. Because of the ambiguity in extrapolation of S-parameters data to DC, few results may require additional verifications. 1

I. The SAS-2 6Gb/s Rx/ Tx requirements assumption (based on OIF-CEI-02.0 6G+ LR) Characteristic Units 6Gb/s Tx Differential Amplitude mv(p-p) 800 1200 Return loss db < 6 a at 3GHz Recommenced Rise/Fall time 20-80% ps > 30 Differential impedance Ohm 100Ohm +/-15% DJ UI < 0.15 RJ, CDF level 1e-15 UI < 0.15 Tx- Equalizer 1-tap post cursor de-emphasis with gain db < 6dB Adaptability - No, Preset Tap Rx Return loss db <6 a Differential impedance Ohm 100 +/-15% b Equalized eye amplitude mv(p-p) > 100 TJ, CDF level 1e-15 UI < 0.6 Rx-Equalizer DFE with number of taps (or equivalent in performance FIR filter) - 5 Adaptability Yes Limit for the sum of DFE taps for Tx =1Vpp, absolute value Vpp 0.263 Rx-Training (Tx must repeatedly transmit training pattern on Rx request) Definition for Training pattern (In statistical eye simulation DFE taps are assumed to be equal to channel impulse response) Note: This assumptions are made for simulation purposes and is a subject for SAS-2 requirements discussion a. OIF-CEI-02.0 6G+ LR requirement - 8dB b. OIF-CEI-02.0 6G+ LR requirement +/-20% Yes TBD 2

II. Reference Model for Channel Testing Reference Tx Amplitude: 0.8Vpp_dif to 100-Ohm differential tr/f = 50ps (20-80 %) Ro=115 Ohm RL-> RC; -6dB at 3GHz DJ=0.15 UIpp RJ=0.15 UIpp / BER=1e-15 DCD=0.01 UIpp Equalizer: 1-tap post-cursor deemphasis, maximum 6dB Channel under test (S-parameters) S21, S11, S22 and impulse response Reference Rx Ro=85 Ohm RL-> RC; -6dB at 3GHz Equalizer: DFE-5, <0.21 Equalized Eye: 1. Compare against the Rx mask 2. Verify, that sum of the DFE taps is below the limit of 0.21 @ 0.8Vpp_dif Equalizer filtering function (analog to TCTF in SAS1.1) Note: The amplitude, jitter, return loss, termination resistance in the reference model were selected to represent the worst-case attenuation in the link. Compliance eye mask after equalizer R_Y2 TJ = 0.6UIpp R_Y1 0 2 A = 100 mv -R_Y1 0.3UI -R_Y2 0.0 R_X1 0.5 1-R_X1 1.0 3

III. Channel Results Summary Channel S21@ S11@ Equalized Eye at Rx 3GHz 3GHz RL = -6dB 3 GHz RL = -8dB 3 GHz db db Tx,6dB No DFE Tx, 0dB DFE-5 Tx, 6dB No DFE Tx, 0dB DFE-5 HP01-8.9-13 0.56 0.48 0.1 0.2 HP02-7.5-10 0.58 0.48 0.1 0.22 HP03-6.4-12 0.56 0.45 0.12 0.25 HP04-6.6-10 0.55 0.44 0.13 0.25 HP05-6.8-20 0.61 0.5 0.11 0.22 HP06-10.6-12 0.52 0.45 0.09 0.18 HP07-8.0-12 0.52 0.43 0.113 0.21 HP08-8.9-13 0.54 0.44 0.11 0.19 Note For all channels: Top: TJ in UIpp Bottom: 2x A Vpp at BER=1-15. Failed mask is in red HP09-12.1-6 -6 @ 2.5G HP10-9.1-14 -3 @ 2.5G HP11-8.7-16 -5 @ 2.25G 0.74 0.03 closed eye 0.84 0.01 0.62 0.115 0.65 0.11 0.64 0.11 0.65 0.07 0.9 0.007 0.7 0.05 0.54 0.15 0.61 0.14 0.57 0.14 High reflections channels. ISI results were 50% pessimistic versus Spectre. More data and analyses is recommended HP12-7.5-14 0.52 0.13 HP13-4.9-14 0.57 0.12 HP14-2.8-20 0.85 0.09 0.45 0.22 0.45 0.24 0.54 0.21 0.48 0.14 0.53 0.15 0.63 0.04 0.4 0.25 0.40 0.29 0.47 0.29 minisas 4x 6m minisas 4x 05m -10.7-9.5 0.55 0.09-3 -10 0.59 0.1 0.44 0.18 0.46 0.33 0.52 0.127 0.42 0.199 With 4 (10cm) of PCB trace DELL 05-393r0 All channels have an open eye without equalization Simulated S-parameters 4

IV. Statistical Eye Examples MiniSAS4x 6m with Tx/Rx RL= 20dB Tx Eq 6dB DFE OFF ISI ONLY 2A= 0.195 V TJ= 0.18 UIpp PRBS-7 in Spectre: 2A= 0.15 V TJ= 0.24 UIpp (DC wander was observed in sims due to Risky phase interpolation to DC ) Compliance mask Statistical Eye Tx Eq 6dB DFE OFF BER =1e-15 2A= 0.17 V TJ= 0.43 UIpp 5

MiniSAS4x 6m with Tx/Rx RL= 6dB TX Eq 6dB DFE OFF BER =1e-15 2A= 0.097 V TJ= 0.55 UIpp TX Eq 0dB DFE ON BER =1e-15 2A= 0.175 V TJ= 0.44 UIpp 6

Channel HP10, RX/Tx RL =20dB Tx Eq 6dB DFE OFF 2A= 0.087 V TJ= 0.45 UIpp ISI ONLY PRBS-7 in Spectre: 2A= 0.144 V TJ= 0.27 UIpp Channel HP10, RX/Tx RL =6dB RL=6dB Impulse Response Tap #5 7

@ Rx Jitter added TX Eq 0dB DFE ON BER =1e-15 2A= 0.11 V TJ= 0.65 UIpp 8

V. MiniSAS4x crosstalk with PRBS-7, Tx 1.2 Vpp_dif, two aggressors FEXT 6mVp NEXT 9mVp 9

VI. Backplane crosstalk with PRBS-7, Tx 1.2 Vpp_dif four aggressors 12mVp 12mVp 10mVp 7mVp 10

VII. Summary Requirements for the SAS-2 physical link where suggested. They are similar to OIF-CEI-6G+ LR with Rx/Tx return loss relaxed to 6dB at 3GHz. Analyses showed that all of the channels posted, except one, comply with the OIF-CEI-02.0 6G+ LR requirements for the return loss RL > 8dB. Margins against the eye mask believed to be sufficient for crosstalk noise impact of minimum 40mVpp Three channels do not comply with the suggested Rx/Tx return loss of 6dB at 3GHz. We recommend to continue their study with additional data and simulation tools 11