XOR at a Single Vertex -- Artificial Dendrites

Similar documents
1 Introduction. w k x k (1.1)

CMOS Architecture of Synchronous Pulse-Coupled Neural Network and Its Application to Image Processing

John Lazzaro and John Wawrzynek Computer Science Division UC Berkeley Berkeley, CA, 94720

CMOS Implementation of a Pulse-Coupled Neuron Cell

Laboratory Manual CS (P) Digital Systems Lab

A Silicon Axon. Bradley A. Minch, Paul Hasler, Chris Diorio, Carver Mead. California Institute of Technology. Pasadena, CA 91125

Low Cost Mixer for the 10.7 to 12.8 GHz Direct Broadcast Satellite Market

Control of a local neural network by feedforward and feedback inhibition

Implementation of STDP in Neuromorphic Analog VLSI

Paul M. Furth and Andreas G. Andreou. The Johns Hopkins University We ignore the eect of a non-zero drain conductance

Retina. last updated: 23 rd Jan, c Michael Langer

Artificial Neural Networks. Artificial Intelligence Santa Clara, 2016

Senior Design Project: Converting an Analog Transceiver into a Digital one

BRIGHT SOLITON GENERATION USING P-CHANNEL MOSFET. Thanjavur,Tamilnadu, India.

ECE321 Electronics I Fall 2006

Digital Logic Circuits

Exercise 2: Hodgkin and Huxley model

Department of Electronics and Communication Engineering

1.) If a 3 input NOR gate has eight input possibilities, how many of those possibilities result in a HIGH output? (a.) 1 (b.) 2 (c.) 3 (d.) 7 (e.

Neuromorphic Analog VLSI

An Eight-Octant bipolar junction transistor analog multiplier circuit and its applications

The h Channel Mediates Location Dependence and Plasticity of Intrinsic Phase Response in Rat Hippocampal Neurons

Lab #9: Compound Action Potentials in the Toad Sciatic Nerve

Josephson Junction Simulation of Neurons Jackson Ang ong a, Christian Boyd, Purba Chatterjee

Analog Electronic Circuits

ECEN620: Network Theory Broadband Circuit Design Fall 2014

IMPLEMENTATION OF NEURAL NETWORK IN ENERGY SAVING OF INDUCTION MOTOR DRIVES WITH INDIRECT VECTOR CONTROL

Figure 1. Artificial Neural Network structure. B. Spiking Neural Networks Spiking Neural networks (SNNs) fall into the third generation of neural netw

Impact of etch factor on characteristic impedance, crosstalk and board density

DESIGN OF A 4-BiT PMOS PARALLEL COMPARATOR AID CONVERTER. Amel Gaddo 5th year Microelectronic Engineering Student Rochester Institute of TechnologY

LOGIC DIAGRAM: HALF ADDER TRUTH TABLE: A B CARRY SUM. 2012/ODD/III/ECE/DE/LM Page No. 1

Digital Electronics Course Objectives

2 Logic Gates THE INVERTER. A logic gate is an electronic circuit which makes logic decisions. It has one output and one or more inputs.

Four-Channel Sample-and-Hold Amplifier AD684

Communications I (ELCN 306)

NEUROMORPHIC engineering has garnered ever-increasing

Fig. 1. Electronic Model of Neuron

Wireless Spectral Prediction by the Modified Echo State Network Based on Leaky Integrate and Fire Neurons

Lecture VII. CNS Patterning. Reading

DIGITAL OSCILLOSCOPES & DIGITAL SCOPES

ASPECTS REGARDING ELECTROMAGNETIC FIELD PROTECTION

Unit 8 Combination Circuits

VLSI Implementation of a Neuromime Pulse Generator for Eckhorn Neurons. Ben Sharon, and Richard B. Wells

Delay-based clock generator with edge transmission and reset

781/ /

Supplementary Materials for

Fourier Transform And Its Application In Modulation Techniques

Resonance Tube Lab 9

DIGITAL ELECTRONICS: LOGIC AND CLOCKS

Introduction to Basic Laboratory Instruments

DIGITAL ELECTRONICS. Methods & diagrams : 1 Graph plotting : - Tables & analysis : - Questions & discussion : 6 Performance : 3

Transmission Line Transient Overvoltages (Travelling Waves on Power Systems)

ASTABLE MULTIVIBRATOR

Laboratory 8 Operational Amplifiers and Analog Computers

MODELLING AN EQUATION

Chapter 13: Introduction to Switched- Capacitor Circuits

AC/DC to Logic Interface Optocouplers Technical Data

APPENDIX MATHEMATICS OF DISTORTION PRODUCT OTOACOUSTIC EMISSION GENERATION: A TUTORIAL

Number system: the system used to count discrete units is called number. Decimal system: the number system that contains 10 distinguished

ELEN6350. Summary: High Dynamic Range Photodetector Hassan Eddrees, Matt Bajor

Sonia Sharma ECE Department, University Institute of Engineering and Technology, MDU, Rohtak, India. Fig.1.Neuron and its connection

POWER DELAY PRODUCT AND AREA REDUCTION OF FULL ADDERS USING SYSTEMATIC CELL DESIGN METHODOLOGY

CS302 - Digital Logic Design Glossary By

THE PROPAGATION OF PARTIAL DISCHARGE PULSES IN A HIGH VOLTAGE CABLE

NNC for Power Electronics Converter Circuits: Design & Simulation

(B) The simplest way to measure the light intensity is using a photodiode in the photoconductive mode:

LIST OF EXPERIMENTS. KCTCET/ /Odd/3rd/ETE/CSE/LM

Long Loopstick Antenna

ETEK TECHNOLOGY CO., LTD.

GCE. Electronics. Mark Scheme for June Advanced GCE Unit F615: Communications Systems. Oxford Cambridge and RSA Examinations

Module 4: Design and Analysis of Combinational Circuits 1. Module-4. Design and Analysis of Combinational Circuits

Digital Systems Power, Speed and Packages II CMPE 650

Neuromazes: 3-Dimensional Spiketrain Processors

QE TOPICS AND REFERENCES AUTOMATIC CONTROL

VLSI Implementation of a Simple Spiking Neuron Model

Submitted November 19, 1989 to 2nd Conference Economics and Artificial Intelligence, July 2-6, 1990, Paris

Using Rank Order Filters to Decompose the Electromyogram

CARRIER ACQUISITION AND THE PLL

TDA1180P TV HORIZONTAL PROCESSOR

ANALOG IMPLEMENTATION OF SHUNTING NEURAL NETWORKS

High-density CMOS Bioelectronic Chip

Domino CMOS Implementation of Power Optimized and High Performance CLA adder

CHAPTER 3 ANALYSIS OF LOW POWER, AREA EFFICIENT AND HIGH SPEED ADDER TOPOLOGIES

Term Roadmap : Materials Types 1. INSULATORS

ZL40212 Precision 1:2 LVDS Fanout Buffer

Dr. P. C. Pandey. EE Dept, IIT Bombay. Rev. Jan 16

Computational Intelligence Introduction

Difference between BJTs and FETs. Junction Field Effect Transistors (JFET)

EDC Lecture Notes UNIT-1

Electronics. Digital Electronics

FIBER OPTICS. Prof. R.K. Shevgaonkar. Department of Electrical Engineering. Indian Institute of Technology, Bombay. Lecture: 36

PC Pandey: Lecture notes PCB Design, EE Dept, IIT Bombay, rev. April 03. Topics

Capacitive Touch Sensing Tone Generator. Corey Cleveland and Eric Ponce

Voltage-to-Frequency and Frequency-to-Voltage Converter ADVFC32

Experiment 6: Amplitude Modulation, Modulators, and Demodulators Fall 2009

Artificial Neural Network based Fault Classifier and Distance

An Auditory Localization and Coordinate Transform Chip

Oblique incidence measurement setup for millimeter wave EM absorbers

COMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS Hardware implementation and software design

SRV ENGINEERING COLLEGE SEMBODAI RUKMANI VARATHARAJAN ENGINEERING COLLEGE SEMBODAI

Transcription:

XOR at a Single Vertex -- Artificial Dendrites By John Robert Burger Professor Emeritus Department of Electrical and Computer Engineering 25686 Dahlin Road Veneta, OR 97487 (jrburger1@gmail.com) Abstract New to neuroscience with implications for AI, the exclusive OR, or any other Boolean gate may be biologically accomplished within a single region where active dendrites merge. This is demonstrated below using dynamic circuit analysis. Medical knowledge aside, this observation points to the possibility of specially coated conductors to accomplish artificial dendrites. Keywords Action Potentials, Dendrites, Logic INTRODUCTION Boolean logic in an arborized biological neuron is an old topic that has been studied for quite some time (Stuart 2008; Poirazi 2003; Koch 1999; Segev 1995; Mel 1994). The XOR in a historical neural network requires at least two layers of computations and three or more summing junctions each with a sigmoid model, as long ago proposed (Purves 2008; Squire 2008; Kandel 2000; Fromherz 1993, Zador 1992). Surprising new results revealed below demonstrate that in spite of all these advances, not quite everything is known yet about the natural world of neurons. Biologically, two pulses arriving simultaneously at a junction of active dendrites will annihilate when they collide (Fromherz 1993). Technically, pulses like this are solitary waves or solitons. They naturally occur within an idealized continuously active dendritic membrane (These and other waveforms come under the fuzzy term action potential). Simulations show that within fairly broad limits, colliding solitons may compute the XOR at a dendritic vertex; any one pulse is transmitted but two are not. An important parameter is dendritic series resistance in the region of branching, since if it is too high, nothing is transmitted, and if it is too low, the common OR results. The possibility of a deterministic XOR for individual pulses simultaneously arriving at a dendritic vertex stands in stark contrast to and as a supplement to distributed networks of the past. There are many equivalent ways to simulate dendritic solitons and series resistance. The model below assumes only two types of ions, sodium and potassium. It permits anyone with knowledge of circuit simulation to demonstrate the XOR or any other dendritic logic. For circuit modeling purposes, sodiuminduced current may be modeled macroscopically to be a current pulse with constant amplitude as in Fig. 1 (Top). The pulse is triggered at a certain voltage V TRIG. As charge transfers through the membrane, sodium-induced current has been observed to shut off at a membrane potential of V MAX. 1

Fig. 1 Simplified model of charges through a patch of active membrane In this the simplest of models, potassium-induced currents of lower magnitude are triggered at the same time to discharge the membrane as in Fig. 1 (Bottom). Potassium-induced currents continue to flow even when sodium currents are cut off; potassium currents are switched off only when voltage reaches V MIN, after which the sensitive regions of the membrane recover to equilibrium. Although this model is simplified, the general shape of the resulting neural pulse is empirically correct. Average sodium-induced current density may be set to be J Na = 269 ua/cm 2 ; potassium-induced current density may be set to be 60.8 ua/cm 2 (Burger 2009). Assuming typical neural parameters (c = 1 uf/cm 2, g = 0.3 ms/cm 2, ρ = 15.7 Ohm-cm) and a dendritic segment 500 um long and 1 um diameter, parameters maybe calculated as in Table 1. Table 1 Electrical Parameters for a Segment C 15.7 pf R L 212 M R 99.9 M I Na 4.22 na I K 0.955 na V REST -70 mv V TRIG -54 mv V MAX +48 mv -96 mv V MIN XOR Simulation Simulation details are readily available elsewhere and will not be reproduced here (Burger 2008; 2009). Consider the merging of two active dendrites as in Fig. 2. All segments are assumed identical in this model. To understand the conditions for Boolean logic, consider the circuit model in Fig. 3. A pulse from only one input A 1 soon arrives at Segment 6; this in turn activates Segment 7 and waveform V 7 (t). Segment 7 will, in turn, activate both Segments 8 and 16 creating pulses waveforms V 8 (t) and V 16 (t). Current sources in the above circuit are voltage dependent and not load dependent; V 7 (t) increases to a maximum of about +48 mv in this model without regard for the extra current used by the extra load segments. The result is a pulse that goes forward to the output A N while another pulse goes back to the input A 11 where it terminates because of the open circuit. 2

Fig. 2 Merging dendrites (A 11 and A 1 are Boolean inputs; A N is a Boolean output) But when both inputs A 1, A 11 are active, pulses collide in segment 7; they might annihilate but under certain conditions they surprisingly propagate. Conditions for this propagation may be discovered by varying R 7, the series resistance in segment 7, while other series resistances (R), are left at their nominal values, 99.9 M. Above R 7 200 M one or more input pulses give no A N output; below R 7 180 M input pulses give the OR function at A N. Only in the range 180 M < R 7 < 200 M does the exclusive OR result at A N : A A A A N 1 11 1A11 The membrane is assumed to be active with no interference from inhibitory neurotransmitters or local myelination. If there were inhibitory neurotransmitters or local myelination, the current sources would be shut down. For example, if i Na7 and i K7 are removed, one may obtain an AND function (Burger 2008, 2009). Why do two solitons annihilate to generate an XOR gate? The circuit model in Fig. 3 suggests that both segments 6 and 16 aid in pulling V 7 down. So for simultaneous pulsing a slightly narrow surge is expected in segment 7 (shown in Fig. 4), narrow enough to prevent a trigger in segment 8; a single incoming pulse experiences less pull-down, giving a wider pulse in segment 7 (shown in Fig. 5) and thus more charge to trigger segment 8. Conclusions For a fairly wide range of channel resistance within continuously active membrane, a dendritic vertex may compute a deterministic XOR or for that matter, any arbitrary logic. This logic is independent of: 1) distributed processing 2) inhibitory neurotransmitters 3) local myelination 4) concocted nonlinearities. However, it is required that pulses arrive simultaneously at the vertex. Conditions for dendritic vertex logic are easily demonstrated using circuit models for an artificial dendritic summit. In fact, arbitrary Boolean logic easily occurs in a single vertex without resort to concepts offhandedly borrowed from traditional artificial neural networks. 3

Fig. 3. Circuit model of merging active branches (inputs on left; output on right). This is a circuit for an artificial dendritic vertex. Fig. 4. XOR with both inputs active, showing a more narrow pulse and no triggering for V 8, shown as v(8) in this figure. R 7 = 200M in this run. Fig. 5. XOR with one input active, showing a wider pulse and triggering for V 8, shown as v(8) in this figure. R 7 = 200M in this run. 4

This may come as a surprise to engineers lost in a forest of circuits, but CMOS switches have fundamental limitations. Coated conductors might someday be developed to give what dendrites give, which is the performance modeled by Fig. 3. Advantages are: 1) efficiency, since there is controlled charging to minimize heat release, which is a problem in small artificial brains. 2) Cost effectiveness, since radically differing logic gates have a similar physical form, making them easier to manufacture. Citations Burger JR, Human Memory Modeled with Standard Analog and Digital Circuits: Inspiration for Man-made Computers. Hoboken, NJ, Wiley 2009, pp. 61-77, pp. 157-167 Burger JR, Explaining the Logical Nature of Electrical Solitons in Neural Circuits, Apr 2008; [Online]: Available : arxiv:0804.4237v1 [cs.ne] Fromherz P, Gaede V, Exclusive-OR function of a single arborized neuron, Biol. Cybern. 69, 337-344, Aug. 1993 Kandel ER, Schwartz JH, Jessell TM, Principles of Neural Science ( 4 th Ed.). McGraw Hill, 2000 Koch C, Biophysics of computation Information processing in single neurons. New York, Oxford Univ. Press, 1999, pp. 437-439 B. W. Mel, Information Processing in Dendritic Trees, Neural Computation 6, 1031-1085, 1994 Poirazi P, Brannon T, Mel BW, Pyramidal neuron as two-layer neural network, Neuron 37, 989-999; Jan. 2003; [Online]: Available: http://www.cell.com/neuron/abstract/s0896-6273(03)00149-1 Purves D et al, Neuroscience (4 th ed.). Sunderland, MA, Sinauer Associates, Inc, 2008 Segev I, Rinzel J and Shepherd G, The theoretical foundation of dendritic function: selected papers of Wilfrid Rall with commentaries. Cambridge, MA, MIT Press, 1995, Ch. 1, 2, 8 Squire LR et al, Fundamental Neuroscience (3 rd ed.). Burlington, MA, Academic Press, 2008 Stuart G, et. al., Dendrites (2 nd ed.). New York, Oxford Univ. Press, 2008, p. 328, pp. 351-399, pp. 225-250, pp. 421-440 Zador AM, Claiborne BJ, Brown TH, Nonlinear pattern separation in single hippocampal neurons with active dendritic membrane, In: Advances in neural information processing systems 4, J. Moody, S. J. Hanson and R. Lippmann, editors, pp. 51-58, San Mateo, California, Morgan Kaufmann 1992; [Online]: Available: (Jan. 2010) [Online]: http://www. http://books.nips.cc/papers/files/nips04/0051.pdf 5