SN54ALS139, SN74ALS139 DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS

Similar documents
SN54ALS32, SN54AS32, SN74ALS32, SN74AS32 QUADRUPLE 2-INPUT POSITIVE-OR GATES

description logic diagram (positive logic) logic symbol

SN54ALS09, SN74ALS09 QUADRUPLE 2-INPUT POSITIVE-AND GATES WITH OPEN-COLLECTOR OUTPUTS

ua9637ac DUAL DIFFERENTIAL LINE RECEIVER

SN54ALS38B, SN74ALS38B QUADRUPLE 2-INPUT POSITIVE-NAND BUFFERS WITH OPEN-COLLECTOR OUTPUTS

description logic diagram (positive logic) logic symbol

description CLR SR SER A B C D SL SER GND V CC Q A Q B Q C Q D CLK S1 S0 SR SER CLR CLK SL SER GND

SN54AS885, SN74AS885 8-BIT MAGNITUDE COMPARATORS

SN75150 DUAL LINE DRIVER

SN75471 THRU SN75473 DUAL PERIPHERAL DRIVERS

SN54ALS32, SN54AS32, SN74ALS32, SN74AS32 QUADRUPLE 2-INPUT POSITIVE-OR GATES

description logic diagram (positive logic) logic symbol

SN75157 DUAL DIFFERENTIAL LINE RECEIVER

1OE 1Y1 1A1 1A2 1Y2 1Y3 1A3 1A4 1Y4 2OE 2Y1 2A1 2Y2 2A2 2A3 2Y3 2Y4 2A4 POST OFFICE BOX DALLAS, TEXAS 75265

SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS SDLS031A DECEMBER 1983 REVISED DECEMBER 2001

SN75158 DUAL DIFFERENTIAL LINE DRIVER

SN54ALS138A, SN54AS138, SN74ALS138A, SN74AS138 3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

SN54ALS1035, SN74ALS1035 HEX NONINVERTING BUFFERS WITH OPEN-COLLECTOR OUTPUTS

SN74CBT3861DWR 10-BIT FET BUS SWITCH. description. logic diagram (positive logic)

MC3486 QUADRUPLE DIFFERENTIAL LINE RECEIVER WITH 3-STATE OUTPUTS

Data sheet acquired from Harris Semiconductor SCHS083B Revised March 2003

SN54ALS174, SN54ALS175, SN54AS174, SN54AS175B SN74ALS174, SN74ALS175, SN74AS174, SN74AS175B HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SN75124 TRIPLE LINE RECEIVER

AVAILABLE OPTIONS PACKAGE VIOmax SMALL OUTLINE. PLASTIC DIP at 25 C (D) (P) 0 C to 70 C 5 mv LM306D LM306P

SN5406, SN5416, SN7406, SN7416 HEX INVERTER BUFFERS/DRIVERS WITH OPEN-COLLECTOR HIGH-VOLTAGE OUTPUTS

CD74HC4017-Q1 HIGH-SPEED CMOS LOGIC DECADE COUNTER/DIVIDER WITH 10 DECODED OUTPUTS

1 to 4 Configurable Clock Buffer for 3D Displays

description logic symbol

CD54ACT112, CD74ACT112 DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

74ACT11244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS

AVAILABLE OPTIONS PACKAGE SMALL OUTLINE (D) The D package is available taped and reeled. Add the suffix R to the device type (i.e., LT1030CDR).

description/ordering information

SN74LV04A-Q1 HEX INVERTER

SN54ALS857, SN74ALS857 HEX 2-TO-1 UNIVERSAL MULTIPLEXERS WITH 3-STATE OUTPUTS SDAS170A DECEMBER 1982 REVISED JANUARY 1995

SN54ALS05A, SN74ALS05A HEX INVERTERS WITH OPEN-COLLECTOR OUTPUTS

ORDERING INFORMATION ORDERABLE PART NUMBER SN74CBTS3306PWR

74ACT11245 OCTAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SN54ACT16244, 74ACT BIT BUFFERS/LINE DRIVERS WITH 3-STATE OUTPUTS

SN54ALS08, SN54AS08, SN74ALS08, SN74AS08 QUADRUPLE 2-INPUT POSITIVE-AND GATES

CD54HCT258, CD74HCT258 QUADRUPLE 2-LINE TO 1-LINE SELECTORS/MULTIPLEXERS WITH 3-STATE OUTPUTS

LF411 JFET-INPUT OPERATIONAL AMPLIFIER

SN75207B DUAL SENSE AMPLIFIER FOR MOS MEMORIES OR DUAL HIGH-SENSITIVITY LINE RECEIVERS

SN54173, SN54LS173A, SN74173, SN74LS173A 4-BIT D-TYPE REGISTERS WITH 3-STATE OUTPUTS

CD54HC4015, CD74HC4015

SN54ACT16240, 74ACT BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

CD54AC04, CD74AC04 HEX INVERTERS

description logic diagram (positive logic) logic symbol

SN54ALS688, SN74ALS688 8-BIT IDENTITY COMPARATORS

CD54ACT20, CD74ACT20 DUAL 4-INPUT POSITIVE-NAND GATES

description 1PRE 1Q 1Q GND 2Q 2Q 2PRE 1CLK 1D 1CLR V CC 2CLR 2D 2CLK D, N, OR PW PACKAGE (TOP VIEW) FUNCTION TABLE

SN75ALS164 OCTAL GENERAL-PURPOSE INTERFACE BUS TRANSCEIVER

description/ordering information

description/ordering information

description/ordering information

SN54ALS804A, SN54AS804B, SN74ALS804A, SN74AS804B HEX 2-INPUT NAND DRIVERS

SN74LV374A-Q1 OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SN54ALS00A, SN54AS00, SN74ALS00A, SN74AS00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SN54HCT540, SN74HCT540 OCTAL BUFFERS AND LINE DRIVERS WITH 3-STATE OUTPUTS

SN54HC652, SN74HC652 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SN74F657 OCTAL TRANSCEIVER WITH PARITY GENERATOR/CHECKER AND 3-STATE OUTPUTS SDFS027A D3217, JANUARY 1989 REVISED OCTOBER 1993

SN55113, SN75113 DUAL DIFFERENTIAL LINE DRIVERS

MC1489, MC1489A, SN55189, SN55189A, SN75189, SN75189A QUADRUPLE LINE RECEIVERS

SN54ALS174, SN54ALS175, SN54AS174, SN54AS175B SN74ALS174, SN74ALS175, SN74AS174, SN74AS175B HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

ORDERING INFORMATION PACKAGE

FUNCTION TABLE (each latch) INPUTS OUTPUT OE CLR LE D Q L L X X L L H H L L L H L X Q0 H X X X Z POST OFFICE BOX DALLAS, TEXAS 75265

AM26C31-EP QUADRUPLE DIFFERENTIAL LINE DRIVER

LM2900, LM3900 QUADRUPLE NORTON OPERATIONAL AMPLIFIERS

description/ordering information

description/ordering information

This device contains a single 2-input NOR gate that performs the Boolean function Y = A B or Y = A + B in positive logic. ORDERING INFORMATION

Data sheet acquired from Harris Semiconductor SCHS038C Revised October 2003

description/ordering information

SN74LVC2G32-EP DUAL 2-INPUT POSITIVE-OR GATE

CD54/74AC283, CD54/74ACT283

DS8830, SN55183, SN75183 DUAL DIFFERENTIAL LINE DRIVERS

description/ordering information

SN75ALS192 QUADRUPLE DIFFERENTIAL LINE DRIVER

CD54HCT373, CD74HCT373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

GENERAL-PURPOSE LOW-VOLTAGE COMPARATORS

SN54ABT646, SN74ABT646 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS SCBS068E JULY 1991 REVISED JULY 1994

5-V Dual Differential PECL Buffer-to-TTL Translator

SN54ALS569A, SN74ALS568A, SN74ALS569A SYNCHRONOUS 4-BIT UP/DOWN DECADE AND BINARY COUNTERS WITH 3-STATE OUTPUTS

CD54HC283, CD74HC283, CD54HCT283, CD74HCT283

TL4581 DUAL LOW-NOISE HIGH-DRIVE OPERATIONAL AMPLIFIER

3.3 V Dual LVTTL to DIfferential LVPECL Translator

SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

ORDERING INFORMATION T A PACKAGE ORDERABLE PART NUMBER. SOIC D Tape and reel SN74CBTD3306DR 40 C to85 C

CD54AC08, CD74AC08 QUADRUPLE 2-INPUT POSITIVE-AND GATES

SN54CBT16244, SN74CBT BIT FET BUS SWITCHES

ORDERING INFORMATION. TOP-SIDE MARKING PDIP N Tube SN74S1051N SN74S1051N

CD74AC251, CD74ACT251

SN54AHCT132, SN74AHCT132 QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS

CD54HC7266, CD74HC7266

CD54AC161, CD74AC161 4-BIT SYNCHRONOUS BINARY COUNTERS

EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.

SN74AUC1G125 SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

CD54HC147, CD74HC147, CD74HCT147

CD54ACT161, CD74ACT161 4-BIT SYNCHRONOUS BINARY COUNTERS

CD54HC373, CD74HC373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SN54ALS193A, SN74ALS193A SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS WITH DUAL CLOCK AND CLEAR

Transcription:

SN54ALS9, SN74ALS9 DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS Designed Specifically for High-Speed Memory Decoders and Data Transmission Systems Incorporate Two Enable Inputs to Simplify Cascading and/or Data Reception Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 00-mil DIPs description The ALS9 are dual 2-line to 4-line decoders/demultiplexers designed for use in high-performance memory-decoding or datarouting applications requiring very short propagation delay times. In high-performance memory systems, these devices can minimize the effects of system decoding. When employed with high-speed memories utilizing a fast-enable circuit, the delay times of these decoders and the enable time of the memory are usually less than the typical access time of the memory. Therefore, the effective system delay introduced by the Schottky-clamped system decoder is negligible. The ALS9 comprise two individual 2-line to 4-line decoders in a single package. The active-low enable (G) input can be used as a data line in demultiplexing applications. These SDAS204A APRIL 982 REVISED DECEMBER 994 decoders/demultiplexers feature fully buffered inputs, each of which represents only one normalized load to its driving circuit. All inputs are clamped with high-performance Schottky diodes to suppress line ringing and simplify system design. The SN54ALS9 is characterized for operation over the full military temperature range of 55 C to 25 C. The SN74ALS9 is characterized for operation from 0 C to 70 C. FUNCTION TABLE INPUTS ENABLE SELECT OUTPUTS G B A Y0 Y Y2 Y H X X H H H H L L L L H H H L L H H L H H L H L H H L H L H H H H H L SN54ALS9...J PACKAGE SN74ALS9...D OR N PACKAGE (TOP VIEW) SN54ALS9... FK PACKAGE (TOP VIEW) B Y0 NC Y Y2 G A B Y0 Y Y2 Y GND 2 4 5 6 7 8 A G NC V CC 2Y 2Y2 2G 4 2 20 9 8 5 6 7 7 6 5 8 4 9 0 2 Y GND NC 6 5 4 2 0 9 NC No internal connection V CC 2G 2A 2B 2Y0 2Y 2Y2 2Y 2A 2B NC 2Y0 2Y PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright 994, Texas Instruments Incorporated POST OFFICE BOX 6550 DALLAS, TEXAS 75265

SN54ALS9, SN74ALS9 DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS SDAS204A APRIL 982 REVISED DECEMBER 994 logic symbols (alternatives) A B G 2A 2B 2G 2 4 5 EN X/Y 0 2 4 5 6 7 2 0 9 Y0 Y Y2 Y 2Y0 2Y 2Y2 2Y A B G 2A 2B 2G 2 4 5 0 DMUX 0 G 0 2 4 5 6 7 2 0 9 Y0 Y Y2 Y 2Y0 2Y 2Y2 2Y These symbols are in accordance with ANSI/IEEE Std 9-984 and IEC Publication 67-2. Pin numbers shown are for the D, J, and N packages. logic diagram (positive logic) Enable G 4 5 Y0 Y Select Inputs A B Enable 2G 2 5 6 7 2 Y2 Y 2Y0 2Y Data Outputs Select Inputs 2A 2B 4 0 9 2Y2 2Y Pin numbers shown are for the D, J, and N packages. 2 POST OFFICE BOX 6550 DALLAS, TEXAS 75265

SN54ALS9, SN74ALS9 DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS SDAS204A APRIL 982 REVISED DECEMBER 994 absolute maximum ratings over operating free-air temperature range (unless otherwise noted) Supply voltage, V CC........................................................................ 7 V Input voltage, V I............................................................................ 7 V Operating free-air temperature range, T A : SN54ALS9............................. 55 C to 25 C SN74ALS9................................. 0 C to 70 C Storage temperature range....................................................... 65 C to 50 C Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. recommended operating conditions SN54ALS9 SN74ALS9 UNIT MIN NOM MAX MIN NOM MAX VCC Supply voltage 4.5 5 5.5 4.5 5 5.5 V VIH High-level input voltage 2 2 V VIL Low-level input voltage 0.7 0.8 V IOH High-level output current 0.4 0.4 ma IOL Low-level output current 4 8 ma TA Operating free-air temperature 55 25 0 70 C electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS SN54ALS9 SN74ALS9 MIN TYP MAX MIN TYP MAX VIK VCC = 4.5 V, II = 8 ma.2.2 V VOH VCC = 4.5 V to 5.5 V, IOH = 0.4 ma VCC 2 VCC 2 V VOL VCC =45V 4.5 IOL = 4 ma 0.25 0.4 0.25 0.4 IOL = 8 ma 0.5 0.5 II VCC = 5.5 V, VI = 7 V 0. 0. ma IIH VCC = 5.5 V, VI = 2.7 V 20 20 µa IIL VCC = 5.5 V, VI = 0.4 V 0. 0. ma IO VCC = 5.5 V, VO = 2.25 V 20 2 0 2 ma ICC VCC = 5.5 V 8 8 ma All typical values are at VCC = 5 V, TA = 25 C. The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS. switching characteristics (see Figure ) UNIT V PARAMETER FROM (INPUT) TO (OUTPUT) VCC = 4.5 V to 5.5 V, CL = 50 pf, RL = 500 Ω, TA = MIN to MAX SN54ALS9 SN74ALS9 MIN MAX MIN MAX tplh 7 4 AorB Y tphl 7 4 tplh 7 4 G Y tphl 8 5 For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. UNIT ns ns POST OFFICE BOX 6550 DALLAS, TEXAS 75265

SN54ALS9, SN74ALS9 DUAL 2-LINE TO 4-LINE DECODERS/DEMULTIPLEXERS SDAS204A APRIL 982 REVISED DECEMBER 994 PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES VCC 7 V RL = R = R2 S RL From Output Under Test CL (see Note A) RL Test Point From Output Under Test CL (see Note A) Test Point From Output Under Test CL (see Note A) R R2 Test Point LOAD CIRCUIT FOR BI-STATE TOTEM-POLE OUTPUTS LOAD CIRCUIT FOR OPEN-COLLECTOR OUTPUTS LOAD CIRCUIT FOR -STATE OUTPUTS Timing Input.5 V 0. V High-Level Pulse.5 V 0. V Data Input tsu th.5 V 0. V Low-Level Pulse tw.5 V 0. V VOLTAGE WAVEFORMS SETUP AND HOLD TIMES VOLTAGE WAVEFORMS PULSE DURATIONS Output Control (low-level enabling) Waveform S Closed (see Note B) tpzl tphz tplz.5 V 0. V.5 V VOL 0. V tpzh Waveform 2 VOH S Open 0. V (see Note B) 0 V VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES, -STATE OUTPUTS Input In-Phase Output Out-of-Phase Output (see Note C) tplh tphl tphl.5 V 0. V VOH VOL tplh VOH VOL VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES NOTES: A. CL includes probe and jig capacitance. B. Waveform is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. C. When measuring propagation delay items of -state outputs, switch S is open. D. All input pulses have the following characteristics: PRR MHz, tr = tf = 2 ns, duty cycle = 50%. E. The outputs are measured one at a time with one transition per measurement. Figure. Load Circuits and Voltage Waveforms 4 POST OFFICE BOX 6550 DALLAS, TEXAS 75265

PACKAGE OPTION ADDENDUM www.ti.com 7-Mar-207 PACKAGING INFORMATION Orderable Device Status () Package Type Package Drawing Pins Package Qty Eco Plan (2) Lead/Ball Finish (6) MSL Peak Temp () Op Temp ( C) 5962-876802A ACTIVE LCCC FK 20 TBD POST-PLATE N / A for Pkg Type -55 to 25 5962-876802A SNJ54ALS 9FK Device Marking 5962-87680EA ACTIVE CDIP J 6 TBD A42 N / A for Pkg Type -55 to 25 5962-87680EA SNJ54ALS9J SN74ALS9D ACTIVE SOIC D 6 40 Green (RoHS & no Sb/Br) SN74ALS9DR ACTIVE SOIC D 6 2500 Green (RoHS & no Sb/Br) SN74ALS9DRG4 ACTIVE SOIC D 6 2500 Green (RoHS & no Sb/Br) SN74ALS9N ACTIVE PDIP N 6 25 Pb-Free (RoHS) SN74ALS9NE4 ACTIVE PDIP N 6 25 Pb-Free (RoHS) SN74ALS9NSR ACTIVE SO NS 6 2000 Green (RoHS & no Sb/Br) CU NIPDAU Level--260C-UNLIM 0 to 70 ALS9 CU NIPDAU Level--260C-UNLIM 0 to 70 ALS9 CU NIPDAU Level--260C-UNLIM 0 to 70 ALS9 CU NIPDAU N / A for Pkg Type 0 to 70 SN74ALS9N CU NIPDAU N / A for Pkg Type 0 to 70 SN74ALS9N CU NIPDAU Level--260C-UNLIM 0 to 70 ALS9 SNJ54ALS9FK ACTIVE LCCC FK 20 TBD POST-PLATE N / A for Pkg Type -55 to 25 5962-876802A SNJ54ALS 9FK SNJ54ALS9J ACTIVE CDIP J 6 TBD A42 N / A for Pkg Type -55 to 25 5962-87680EA SNJ54ALS9J (4/5) Samples () The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Addendum-Page

PACKAGE OPTION ADDENDUM www.ti.com 7-Mar-207 Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either ) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.% by weight in homogeneous material) () MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device. (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device. (6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. OTHER QUALIFIED VERSIONS OF SN54ALS9, SN74ALS9 : Catalog: SN74ALS9 Military: SN54ALS9 NOTE: Qualified Version Definitions: Catalog - TI's standard catalog product Military - QML certified for Military and Defense Applications Addendum-Page 2

PACKAGE MATERIALS INFORMATION www.ti.com 4-Jul-202 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Reel Diameter (mm) Reel Width W (mm) A0 (mm) B0 (mm) K0 (mm) P (mm) W (mm) Pin Quadrant SN74ALS9DR SOIC D 6 2500 0.0 6.4 6.5 0. 2. 8.0 6.0 Q SN74ALS9NSR SO NS 6 2000 0.0 6.4 8.2 0.5 2.5 2.0 6.0 Q Pack Materials-Page

PACKAGE MATERIALS INFORMATION www.ti.com 4-Jul-202 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) SN74ALS9DR SOIC D 6 2500.2 45.9 28.6 SN74ALS9NSR SO NS 6 2000 67.0 67.0 8.0 Pack Materials-Page 2

IMPORTANT NOTICE Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. TI s published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services. Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Buyers and others who are developing systems that incorporate TI products (collectively, Designers ) understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that () anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and () lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications. TI s provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, TI Resources ) are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer s company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice. TI s provision of TI Resources does not expand or otherwise alter TI s applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource. Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. TI RESOURCES ARE PROVIDED AS IS AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 6949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements. Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S. TI may expressly designate certain products as completing a particular qualification (e.g., Q00, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection. Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer s noncompliance with the terms and provisions of this Notice. Mailing Address: Texas Instruments, Post Office Box 6550, Dallas, Texas 75265 Copyright 207, Texas Instruments Incorporated