White Electronic Designs

Similar documents
2Mx32 5V NOR FLASH MODULE

Rev. No. History Issue Date Remark

Rev. No. History Issue Date Remark

CMOS STATIC RAM 1 MEG (128K x 8-BIT)

CMOS Static RAM 1 Meg (128K x 8-Bit) IDT71024S

IDT CMOS Static RAM 1 Meg (256K x 4-Bit)

LY K X 8 BIT LOW POWER CMOS SRAM

LY62L K X 8 BIT LOW POWER CMOS SRAM

LY62L K X 8 BIT LOW POWER CMOS SRAM

LY K X 8 BIT LOW POWER CMOS SRAM

IDT71V424S/YS/VS IDT71V424L/YL/VL

Revision No History Draft Date Remark. 10 Initial Revision History Insert Jul Final

3.3V CMOS Static RAM 1 Meg (64K x 16-Bit) Description OBSOLESCENCE ORDER 71V016SA. Row / Column Decoders. Sense Amps and Write Drivers

UM61512A Series 64K X 8 BIT HIGH SPEED CMOS SRAM. Features. General Description. Pin Configurations UM61512AV UM61512A

HY62256A Series 32Kx8bit CMOS SRAM

HY62WT08081E Series 32Kx8bit CMOS SRAM

JANUARY/2008, V 1.0 Alliance Memory Inc. Page 1 of 11

10/February/07, v.1.0 Alliance Memory Inc. Page 1 of 13

power and 32,786 x 8-bits and outputs -2.0V(min.) data fabricated using

CMOS StaticRAM 16K (4K x 4-BIT) CACHE-TAG RAM

3.3V CMOS Static RAM 4 Meg (256K x 16-Bit)

IDT71V016SA/HSA. 3.3V CMOS Static RAM 1 Meg (64K x 16-Bit)

UTRON UT K X 8 BIT LOW POWER CMOS SRAM

SRM2B256SLMX55/70/10

Rev. No. History Issue Date Remark

32Mbit, 1MX32, 5V CMOS S-RAM MODULE

PRELIMINARY PRELIMINARY

I/O1 ~ I/O8 I/O9 ~ I/O16 I/O9 ~ I/O16 I/O1 ~ I/O8

LY V 128K X 16 BIT HIGH SPEED CMOS SRAM

I/O1 ~ I/O8 I/O9 ~ I/O16 I/O9 ~ I/O16 I/O1 ~ I/O8

LY61L K X 16 BIT HIGH SPEED CMOS SRAM

LY61L25616A 256K X 16 BIT HIGH SPEED CMOS SRAM

Document Title. Revision History. 32Kx8 bit Low Power CMOS Static RAM. Remark. History. Revision No. Draft Data. Design target. Initial draft 0.

CMOS SRAM. KM684000B Family. Document Title. Revision History. 512Kx8 bit Low Power CMOS Static RAM. Revision No. History. Remark. Draft Date 0.

Item Previous Current 8ns 110mA 80mA. 10ns 90mA 65mA 12ns 80mA 55mA 15ns 70mA 45mA 8ns 130mA 100mA

Document Title. Revision History. 256Kx16 bit Low Power and Low Voltage CMOS Static RAM. Draft Date. Revision No. History. Remark.

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

IS61/64WV5128EFALL IS61/64WV5128EFBLL. 512Kx8 HIGH SPEED AYNCHRONOUS CMOS STATIC RAM with ECC FUNCTIONAL BLOCK DIAGRAM APRIL 2018 KEY FEATURES

IS61WV20488FALL IS61/64WV20488FBLL. 2Mx8 HIGH-SPEED ASYNCHRONOUS CMOS STATIC RAM WITH 3.3V/1.8V SUPPLY FUNCTIONAL BLOCK DIAGRAM

IS61WV10248EEALL IS61/64WV10248EEBLL. 1Mx8 HIGH SPEED AYNCHRONOUS CMOS STATIC RAM with ECC FUNCTIONAL BLOCK DIAGRAM OCTOBER 2018

IS62WV5128EALL/EBLL/ECLL IS65WV5128EBLL/ECLL. 512Kx8 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM FUNCTIONAL BLOCK DIAGRAM APRIL 2017

MICROCIRCUIT, HYBRID, MEMORY, DIGITAL, 512K x 32-BIT, STATIC RANDOM ACCESS MEMORY, CMOS

IS62WV20488FALL/BLL IS65WV20488FALL/BLL. 2Mx8 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM FUNCTIONAL BLOCK DIAGRAM NOVEMBER 2018

IS62C25616EL, IS65C25616EL

IS62WV20488ALL IS62WV20488BLL

IS62WV20488ALL IS62WV20488BLL

IS62WV5128EHALL/BLL IS65WV5128EHALL/BLL. 512Kx8 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM JULY 2018 DESCRIPTION

IS61/64WV12816EFALL IS61/64WV12816EFBLL. 128Kx16 HIGH SPEED AYNCHRONOUS CMOS STATIC RAM with ECC FUNCTIONAL BLOCK DIAGRAM APRIL 2018 KEY FEATURES

FUNCTIONAL BLOCK DIAGRAM

IS61WV102416FALL IS61/64WV102416FBLL. 1Mx16 HIGH-SPEED ASYNCHRONOUS CMOS STATIC RAM WITH 3.3V/1.8V SUPPLY FUNCTIONAL BLOCK DIAGRAM

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

IS61/64WV25616FALL IS61/64WV25616FBLL. 256Kx16 HIGH SPEED AYNCHRONOUS CMOS STATIC RAM FUNCTIONAL BLOCK DIAGRAM APRIL 2018 KEY FEATURES DESCRIPTION

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

DECODER I/O DATA CONTROL CIRCUIT

IS65C256AL IS62C256AL

IS62WV102416FALL/BLL IS65WV102416FALL/BLL. 1Mx16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM FUNCTIONAL BLOCK DIAGRAM MARCH 2018

IS39LV040 / IS39LV010 / IS39LV512

IS62WV102416GALL/BLL IS65WV102416GALL/BLL. 1024Kx16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM. FUNCTIONAL Block Diagram NOVEMBER 2017

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

DESCRIPTION DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

IS62WV25616EALL/EBLL/ECLL IS65WV25616EBLL/ECLL. 256Kx16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM FUNCTIONAL BLOCK DIAGRAM JANUARY 2018

IS62C10248AL IS65C10248AL

IS65C256AL IS62C256AL

IS62WV102416ALL IS62WV102416BLL IS65WV102416BLL

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

IS62WV51216EFALL/BLL IS65WV51216EFALL/BLL. 512Kx16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM with ECC FUNCTIONAL BLOCK DIAGRAM AUGUST 2017

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

IS62WV25616EHALL/BLL IS65WV25616EHALL/BLL. 256Kx16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM with ECC FUNCTIONAL BLOCK DIAGRAM

DESCRIPTION DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

REVISIONS LTR DESCRIPTION DATE (YR-MO-DA) APPROVED. B Drawing updated to reflect current requirements. -sld Raymond Monnin

DESCRIPTION DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

IS65LV256AL IS62LV256AL

IS64WV3216BLL IS61WV3216BLL

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

64K x 16 HIGH-SPEED CMOS STATIC RAM JUNE 2005

IS61WV10248EDBLL IS64WV10248EDBLL

A23W9308. Document Title 524,288 X 8 BIT CMOS MASK ROM. Revision History. Rev. No. History Issue Date Remark

IS62WV25616DALL/DBLL, IS65WV25616DBLL 256K x 16 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC SRAM

IS62C51216AL IS65C51216AL

IS61WV10248ALL IS61WV10248BLL IS64WV10248BLL

DECODER I/O DATA CIRCUIT CONTROL CIRCUIT

IS62WV2568ALL IS62WV2568BLL

IS62WV2568ALL IS62WV2568BLL

IS61WV51216ALL IS61WV51216BLL IS64WV51216BLL

IS62/65WV2568DALL IS62/65WV2568DBLL

IS63LV1024 IS63LV1024L 128K x 8 HIGH-SPEED CMOS STATIC RAM 3.3V REVOLUTIONARY PINOUT

IS62C5128BL, IS65C5128BL

Part No. Clock Frequency Power Organization Interface Package. Normal. 4Banks x 2Mbits x8. Low power

Part No. Clock Frequency Power Organization Interface Package. Normal. Low power

IS62WV6416ALL IS62WV6416BLL

IS61WV25616LEBLL IS64WV25616LEBLL. 256Kx16 HIGH SPEED ASYNCHRONOUS CMOS STATIC RAM with LATCHED ADDRESS & ECC FUNCTIONAL BLOCK DIAGRAM

Part No. Clock Frequency Power Organization Interface Package. Normal. Low power

IS61WV2568EDBLL IS64WV2568EDBLL

IS61C25616AL IS61C25616AS IS64C25616AL IS64C25616AS

IS62WV10248EALL/BLL IS65WV10248EALL/BLL. 1Mx8 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM

HY57V653220C 4 Banks x 512K x 32Bit Synchronous DRAM Target Spec.

IS61WV102416ALL IS61WV102416BLL IS64WV102416BLL

Transcription:

* 1Mx32 SRAM 3.3V MODULE FEATURES Access Times of 17, 20, 25ns 4 lead, 2mm CQFP, (Package 511) Organized as two banks of 512Kx32, User Configurable as 2Mx16 or 4Mx Commercial, Industrial and Military Temperature Ranges TTL Compatible Inputs and Outputs 3.3V Power Supply Low Power CMOS Built-in Decoupling Caps and Multiple Ground Pins for Low Noise Operation Weight - - 20 grams typical *This product is under development, is not qualified or characterized and is subject to change without notice. PIN CONFIGURATION FOR TOP VIEW PIN DESCRIPTION A0 A1 A2 A3 A4 A5 A6 OE#1 OE#2 OE#3 OE#4 A7 A A9 A10 A11 A12 A13 12 13 14 15 16 17 1 19 20 21 22 23 24 25 26 27 2 29 30 31 32 I/O31 I/O30 I/O29 I/O2 I/O27 I/O26 I/O25 11 10 9 I/O24 I/O23 I/O22 I/O21 I/O20 I/O19 I/O1 I/O17 I/O16 7 6 5 4 3 2 1 4 3 2 1 0 79 7 77 76 75 74 73 72 71 70 69 6 67 66 65 64 63 62 61 60 59 5 57 56 55 54 WE#4 WE#3 WE#2 WE#1 A1 A17 A16 A15 A14 CS#1 A0-1 OE#1 WE#1 I/O0-31 Data Inputs/Outputs A0-1 Address Inputs WE#1-4 Write Enables CS#1-2 Chip Selects OE#1-4 Output Enables +3.3V Power Supply Ground Not Connected BLOCK DIAGRAM OE#2 WE#2 OE#3 WE#3 OE#4 WE#4 33 34 35 36 37 3 39 40 41 42 43 44 45 46 47 4 49 50 51 52 53 512K 2M x x 512K x 512K 2M x x 512K x 512K 2M x x 512K 2M x 512K x 512K x I/O0 I/O1 I/O2 I/O3 I/O4 I/O5 I/O6 I/O7 CS#1 CS#2 I/O I/O9 I/O10 I/O11 I/O12 I/O13 I/O14 I/O15 CS#2 I/O0-7 I/O-15 I/O16-23 I/O24-31 Note: CS#1& CS#2 are used as bank select The WEDC 4 lead G3 CQFP fills the same fit and function as the JEDEC 4 lead CQFJ or 4 PLCC. But the G3 has the TCE and lead inspection advantage of the CQFP form. 1.146" 1 White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com

ABSOLUTE MAXIMUM RATINGS Parameter Symbol Min Max Unit Operating Temperature TA -55 125 C Storage Temperature TSTG -65 +150 C Signal Voltage Relative to VG -0.5 4.6 V Junction Temperature TJ 150 C Supply Voltage -0.5 4.6 V TRUTH TABLE CS# OE# WE# Mode Data I/O Power H X X Standby High Z Standby L L H Read Data Out Active L X L Write Data In Active L H H Out Disable High Z Active RECOMMENDED OPERATING CONDITIONS Parameter Symbol Min Max Unit Supply Voltage 3.0 3.6 V Input High Voltage VIH 2.2 + 0.3 V Input Low Voltage VIL -0.3 +0. V CAPACITAE TA = +25 C Parameter Symbol Conditions Max Unit OE#1-4 capacitance COE VIN = 0V, f = 1.0MHz 20 pf WE#1-4 capacitance CWE VIN = 0V, f = 1.0MHz 20 pf CS#1-2 capacitance CCS VIN = 0V, f = 1.0MHz 50 pf Data I/O capacitance CI/O VI/O = 0V, f = 1.0MHz 20 pf Address input capacitance CAD VIN = 0V, f = 1.0MHz 70 pf This parameter is guaranteed by design, but not tested. DC CHARACTERISTICS = 3.3V ± 0.3V, -55 C TA +125 C Parameter Symbol Conditions Min Max Units Input Leakage Current ILI VIN = to 10 μa Output Leakage Current ILO CS# = VIH, OE# = VIH, VOUT = to 10 μa Operating Supply Current (x 32 Mode) ICC x 32 CS# = VIL, OE# = VIH, f = 5MHz, = 3.6V 520 ma Standby Current ISB CS# = VIH, OE# = VIH, f = 5MHz, = 3.6V 400 ma Output Low Voltage VOL IOL = 4.0mA 0.4 V Output High Voltage VOH IOH = -4.0mA 2.4 V NOTE: DC test conditions: VIH = -0.3V, VIL = 0.3V Contact Factory for low power option. 2 White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com

AC CHARACTERISTICS = 3.3V, = 0V, -55 C TA +125 C Parameter -17-20 -25 Symbol Read Cycle Min Max Min Max Min Max Units Read Cycle Time trc 17 20 25 ns Address Access Time taa 17 20 25 ns Output Hold from Address Change toh 0 0 0 ns Chip Select Access Time tacs 17 20 25 ns Output Enable to Output Valid toe 10 10 12 ns Chip Select to Output in Low Z tclz 1 1 1 1 ns Output Enable to Output in Low Z tolz 1 0 0 0 ns Chip Disable to Output in High Z tchz 1 12 12 12 ns Output Disable to Output in High Z tohz 1 12 12 12 ns 1. This parameter is guaranteed by design but not tested. AC CHARACTERISTICS = 3.3V, = 0V, -55 C TA +125 C Parameter -17-20 -25 Symbol Write Cycle Min Max Min Max Min Max Units Write Cycle Time twc 17 20 25 ns Chip Select to End of Write tcw 15 15 17 ns Address Valid to End of Write taw 15 15 17 ns Data Valid to End of Write tdw 11 12 13 ns Write Pulse Width twp 15 15 17 ns Address Setup Time tas 2 2 2 ns Address Hold Time tah 0 0 0 ns Output Active from End of Write tow 1 2 3 4 ns Write Enable to Output in High Z twhz 1 9 11 13 ns Data Hold Time tdh 0 0 0 ns 1. This parameter is guaranteed by design but not tested. AC TEST CIRCUIT IOL Current Source D.U.T. Ceff = 50 pf IOH Current Source VZ 1.5V (Bipolar Supply) AC TEST CONDITIONS Parameter Typ Unit Input Pulse Levels VIL = 0, VIH = 2.5 V Input Rise and Fall 5 ns Input and Output Reference Level 1.5 V Output Timing Reference Level 1.5 V Notes: VZ is programmable from -2V to +7V. IOL & IOH programmable from 0 to 16mA. Tester Impedance Z0 = 75. VZ is typically the midpoint of VOH and VOL. IOL & IOH are adjusted to simulate a typical resistive load circuit. ATE tester includes jig capacitance. 3 White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com

TIMING WAVEFORM - READ CYCLE trc taa trc CS# taa tacs tchz tclz toh OE# PREVIOUS toe tohz tolz READ CYCLE 1 (CS# = OE# = VIL, WE# = VIH) HIGH IMPEDAE READ CYCLE 2 (WE# = VIH) WRITE CYCLE - WE# CONTROLLED twc taw tcw tah CS# tas twp WE# tow twhz tdw tdh WRITE CYCLE 1, WE# CONTROLLED WRITE CYCLE - CS# CONTROLLED twc taw tas tcw tah CS# twp WE# tdw tdh WRITE CYCLE 2, CS# CONTROLLED 4 White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com

PACKAGE 511: 4 LEAD, CERAMIC QUAD FLAT PACK (G3) 30.23 (1.190) ± 0.25 (0.010) SQ 27.1 (1.070) ± 0.25 (0.010) SQ 4.29 (0.169) ± 0.2 (0.011) 4.12 (0.162) ± 0.20 (0.00) 0.25 (0.010) ± 0.03 (0.002) R 0.127 (0.005) MIN 29.11 (1.146) ± 0.25 (0.010) 1/7 0.19 (0.00) ± 0.06 (0.003) 1.02 (0.040) ± 0.12 (0.005) DETAIL A 1.27 (0.050) TYP 0.3 (0.015) ± 0.05 (0.002) 0.27 (0.011) ± 0.04 (0.001) SEE DETAIL A 25.40 (1.000) TYP The WEDC 4 lead G3 CQFP fi lls the same fi t and function as the JEDEC 4 lead CQFJ or 4 PLCC. But the G3 has the TCE and lead inspection advantage of the CQFP form. 1.146" ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN IHES 5 White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com

ORDERING INFORMATION W S 1M32 V - XX G3 X X LEAD FINISH: Blank = Gold plated leads A = Solder dip leads DEVICE GRADE: M = Military -55 C to +125 C C = Commercial -40 C to +5 C I = Industrial 0 to +70 C PACKAGE TYPE: G3 = 2 mm CQFP (Package 511) ACCESS TIME (ns) Low Voltage Supply 3.3V ± 10% ORGANIZATION, two banks of 512Kx32 SRAM User confi gurable as 2Mx16 or 4Mx WHITE ELECTRONIC DESIGNS CORP. 6 White Electronic Designs Corporation (602) 437-1520 www.whiteedc.com