Diamond vacuum field emission devices

Similar documents
IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 60, NO. 1, JANUARY

INTERNATIONAL FEMTOSCIENCE, INC. Jim Davidson, Dave Kerns.

Development of triode-type carbon nanotube field-emitter arrays with suppression of diode emission by forming electroplated Ni wall structure

Wu Lu Department of Electrical and Computer Engineering and Microelectronics Laboratory, University of Illinois, Urbana, Illinois 61801

Supporting Information. Vertical Graphene-Base Hot-Electron Transistor

64 Channel Flip-Chip Mounted Selectively Oxidized GaAs VCSEL Array

Gigahertz Ambipolar Frequency Multiplier Based on Cvd Graphene

Field Emission Cathodes using Carbon Nanotubes

Nanofluidic Diodes based on Nanotube Heterojunctions

CMOS Digital Integrated Circuits Lec 2 Fabrication of MOSFETs

Atomic-layer deposition of ultrathin gate dielectrics and Si new functional devices

Characterization of SOI MOSFETs by means of charge-pumping

Analog Synaptic Behavior of a Silicon Nitride Memristor

Supplementary Information

High-efficiency, high-speed VCSELs with deep oxidation layers

EE C245 / ME C218 INTRODUCTION TO MEMS DESIGN FALL 2011 PROBLEM SET #2. Due (at 7 p.m.): Tuesday, Sept. 27, 2011, in the EE C245 HW box in 240 Cory.

Photoresist erosion studied in an inductively coupled plasma reactor employing CHF 3

FABRICATION OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag

Semiconductor Physics and Devices

mpogand reviawing ie collection of informapon. Send commrents regalrding tu~s burden estimate or any Quarterly Progress Report 0/1o n~

Machine-Aligned Fabrication of Submicron SIS Tunnel Junctions Using a Focused Ion Beam

Low-power carbon nanotube-based integrated circuits that can be transferred to biological surfaces

SUPPLEMENTARY INFORMATION

EE 5611 Introduction to Microelectronic Technologies Fall Thursday, September 04, 2014 Lecture 02

Monolithically integrated InGaAs nanowires on 3D. structured silicon-on-insulator as a new platform for. full optical links

3-D Modelling of the Novel Nanoscale Screen-Grid Field Effect Transistor (SGFET)

rf microelectromechanical system device with a lateral field-emission detector*

Vertical Nanowall Array Covered Silicon Solar Cells

Defense Technical Information Center Compilation Part Notice

New Pixel Circuits for Driving Organic Light Emitting Diodes Using Low-Temperature Polycrystalline Silicon Thin Film Transistors

Topic 3. CMOS Fabrication Process

Solid State Devices- Part- II. Module- IV

State-of-the-art device fabrication techniques

+1 (479)

3D SOI elements for System-on-Chip applications

Advances in microchannel plate detectors for UV/visible Astronomy

Bistability in Bipolar Cascade VCSELs

p-n Junction Diodes Fabricated Using Poly (3-hexylthiophene-2,5-dyil) Thin Films And Nanofibers

Reliability of deep submicron MOSFETs

Transistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell Labratories. In 1961, first IC was introduced.

32nm High-K/Metal Gate Version Including 2nd Generation Intel Core processor family

FinFET Devices and Technologies

2007-Novel structures of a MEMS-based pressure sensor

4H-SiC V-Groove Trench MOSFETs with the Buried p + Regions

Fabrication and Characterization of Broad-Area Lasers with Dry-Etched Mirrors

SUPPLEMENTARY INFORMATION

Session 3: Solid State Devices. Silicon on Insulator

SPECIAL FEATURES OF THE NOTHING ON INSULATOR TRANSISTOR SIMULATED WITH DIAMOND LATERAL ISLANDS

Synthesis of Silicon. applications. Nanowires Team. Régis Rogel (Ass.Pr), Anne-Claire Salaün (Ass. Pr)

VLSI Design. Introduction

Charge-Based Continuous Equations for the Transconductance and Output Conductance of Graded-Channel SOI MOSFET s

Vertical Surround-Gate Field-Effect Transistor

Lecture: Integration of silicon photonics with electronics. Prepared by Jean-Marc FEDELI CEA-LETI

Supplementary Materials for

Gallium nitride (GaN)

AN ELECTRET-BASED PRESSURE SENSITIVE MOS TRANSISTOR

Direct calculation of metal oxide semiconductor field effect transistor high frequency noise parameters

Analysis of the process of anodization with AFM

SUPPLEMENTARY INFORMATION

420 Intro to VLSI Design

EECS130 Integrated Circuit Devices

Supporting Information. Air-stable surface charge transfer doping of MoS 2 by benzyl viologen

Design Simulation and Analysis of NMOS Characteristics for Varying Oxide Thickness

Influence of dielectric substrate on the responsivity of microstrip dipole-antenna-coupled infrared microbolometers

PROFILE CONTROL OF A BOROSILICATE-GLASS GROOVE FORMED BY DEEP REACTIVE ION ETCHING. Teruhisa Akashi and Yasuhiro Yoshimura

This writeup is adapted from Fall 2002, final project report for by Robert Winsor.

Parameter Optimization Of GAA Nano Wire FET Using Taguchi Method

Room-Temperature-Processed Flexible Amorphous InGaZnO Thin Film Transistor

VLSI Design. Introduction

EE4800 CMOS Digital IC Design & Analysis. Lecture 1 Introduction Zhuo Feng

Optics Communications

The Design and Realization of Basic nmos Digital Devices

SUNFEST 2009 PATTERNING METHODS OF ORGANIC FIELD-EFFECT TRANSISTORS SUNFEST 2009

NOVEL 4H-SIC BIPOLAR JUNCTION TRANSISTOR (BJT) WITH IMPROVED CURRENT GAIN

Chapter 3: Basics Semiconductor Devices and Processing 2006/9/27 1. Topics

Supporting Information

photolithographic techniques (1). Molybdenum electrodes (50 nm thick) are deposited by

SUPPLEMENTARY INFORMATION

APPLICATION TRAINING GUIDE

The Physics of Single Event Burnout (SEB)

InGaAsP photonic band gap crystal membrane microresonators*

Channel Engineering for Submicron N-Channel MOSFET Based on TCAD Simulation

Layout of a Inverter. Topic 3. CMOS Fabrication Process. The CMOS Process - photolithography (2) The CMOS Process - photolithography (1) v o.

Improved Output Performance of High-Power VCSELs

MINIATURE X-RAY TUBES UTILIZING CARBON-NANOTUBE- BASED COLD CATHODES

Digital electrostatic electron-beam array lithography

Supporting Information. Single-Nanowire Electrochemical Probe Detection for Internally Optimized Mechanism of

Applied Ph icsa Surfaces

Supplementary Information

PHYSICS OF SEMICONDUCTOR DEVICES

Silicon Photonics Technology Platform To Advance The Development Of Optical Interconnects

College of Engineering Department of Electrical Engineering and Computer Sciences University of California, Berkeley

EIE209 Basic Electronics. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: T ransistor devices

A New SiGe Base Lateral PNM Schottky Collector. Bipolar Transistor on SOI for Non Saturating. VLSI Logic Design

Precision microcomb design and fabrication for x-ray optics assembly

Smart Vision Chip Fabricated Using Three Dimensional Integration Technology

Fabrication and application of a wireless inductance-capacitance coupling microsensor with electroplated high permeability material NiFe

THE head-mounted displays (HMD) directly coupled to

2.8 - CMOS TECHNOLOGY

Chapter 3 Basics Semiconductor Devices and Processing

Transcription:

Diamond & Related Materials 13 (2004) 1944 1948 www.elsevier.com/locate/diamond Diamond vacuum field emission devices W.P. Kang a, J.L. Davidson a, *, A. Wisitsora-at a, Y.M. Wong a, R. Takalkar a, K. Holmes a, D.V. Kerns b a Department of Electrical Engineering, Vanderbilt University, VU Station B 351683, Nashville, TN 37235-1683, USA b Olin College of Engineering, Needham, MA 02492, USA Available online 30 September 2004 Abstract This article reports the development of (a) vertical and (b) lateral diamond vacuum field emission devices with excellent field emission characteristics. These diamond field emission devices, diode and triode, were fabricated using a self-aligning gate formation technique from silicon-on-insulator wafers using conventional silicon micropatterning and etching techniques. High emission current N0.1 Awas achieved from the vertical diamond field emission diode with an indented anode design. The gated diamond triode in vertical configuration displayed excellent transistor characteristics with high DC gain of ~800 and large AC output voltage of ~100 V p p. Lateral diamond field emission diodes with cathode anode spacing less than 2 Am were fabricated. The lateral diamond emitter exhibited a low turn-on voltage of ~5 Vand a high emission current of 6 AA. The low turn-on voltage (field ~3 V/Am) and high emission characteristics are the best of reported lateral field emitter structures. D 2004 Elsevier B.V. All rights reserved. Keywords: Diamond; Field emission; High current; DC gain; Lateral field emitter 1. Introduction Chemical vapor deposited (CVD) diamond or related carbon materials are excellent materials for electron field emitters because of their low or negative affinity (NEA) [1 3] and excellent mechanical and chemical properties like high hardness and ability to withstand ion bombardment. The NEA property of diamond, unlike other materials, is retained in a residual gas ambient [4,5]. In addition to these properties, diamond has the highest thermal conductivity and can have high electrical conductivity, enabling diamond devices to operate at high temperatures and high power. This makes diamond field emitters potentially advantageous in vacuum microelectronics. We have developed micropatterned diamond pyramidal tips with nanometer sharpness and achieved self-aligned gated diamond field emitters. In this paper, we report the * Corresponding author. Tel.: +1 615 322 0952; fax: +1 615 343 6614. E-mail address: jim.davidson@vanderbilt.edu (J.L. Davidson). development of (a) vertical and (b) lateral diamond field emission devices with excellent field emission characteristics. These diamond field emission devices were fabricated on silicon-on-insulator (SOI) substrate utilizing conventional silicon micropatterning, lift-off and etching techniques to define anode, gate and cathode. The versatility and practicality of this approach for fabricating diamond field emission devices is demonstrated. 2. Device fabrication 2.1. Fabrication of vertical diamond field emitter arrays with self-aligned gate The fabrication flow chart of the self-aligned gated diamond field emitter devices utilizing SOI-based wafer is shown in Fig. 1. The SOI wafer is comprised of a 15-Amthick Si active layer, 1-Am-thick SiO 2 layer (BOX) and 525-Am-thick Si handle. A 0.2-Am-thick SiO 2 layer was then grown on the wafer surfaces. Inverted pyramidal 0925-9635/$ - see front matter D 2004 Elsevier B.V. All rights reserved. doi:10.1016/j.diamond.2004.07.024

W.P. Kang et al. / Diamond & Related Materials 13 (2004) 1944 1948 1945 Photolithographic patterning of SiO 2 for tip formation Fig. 1. Fabrication scheme of the self-aligned gated diamond field emitter triode. cavities were then formed on the silicon active layer by photolithographic patterning and anisotropic etching of Si using KOH solution. The square patterns are sized such that complete inverted pyramidal cavities are formed within the Si active layer. Next, a SiO 2 layer was grown on the active Si layer to form the gate dielectric, which also produces a well-sharpened apex on the inverted pyramidal SiO 2 layer. Diamond was then deposited in the mold by plasma enhanced chemical vapor deposition technique (PECVD). The PECVD parameters are controlled to achieve small but deliberate sp 2 content in the diamond film. Next, the backside of the silicon was etched away and stopped at the embedded SiO 2 layer. Finally, the SiO 2 layer was etched and the sharpened diamond pyramidal apexes exposed. The remaining SiO 2 and Si form the dielectric spacer and the gate, respectively. For the diode configuration the SiO 2 spacer and the remaining spacer were also etched to completely expose the diamond pyramids. Fig. 2. Fabrication sequence for lateral diamond emitter utilizing SOI wafer. in an ultrasonic bath. The patterned diamond layer was then used as a masking layer to etch Si to get the required spacing between the anode and cathode. The final structure 2.2. Fabrication of lateral diamond field emission arrays with co-built anode The fabrication flow chart of the lateral diamond field emitter array with co-built anode is shown in Fig. 2. A1- Am-thick SiO 2 layer was first grown onto the SOI wafer. Conventional photolithography was then performed to pattern the anode and cathode structures onto the SiO 2 layer. The exposed SiO 2 was etched away using BOE exposing the Si below. Next, electrically conductive diamond was preferentially grown on Si using bias enhanced PECVD. Conductivity of diamond was achieved by introducing trimethyl boron (TMB) gas in the plasma mixture for boron doping. The unwanted diamond that grew on SiO 2 was lifted-off by etching the SiO 2 using an HF etch Fig. 3. SEM of vertical diamond VFET.

1946 W.P. Kang et al. / Diamond & Related Materials 13 (2004) 1944 1948 3. Field emission results and discussion Fig. 4. SEM of lateral diamond field emission diode. consists of patterned diamond anode and cathode, supported by a Si layer underneath, sitting on the SiO 2 layer on the Si substrate. A SEM of the vertical diamond field emission triode is shown in Fig. 3. The fabricated diamond emitter has a very sharp apex (~5 nm), surrounded by a self-aligned silicon gate. The diamond cathode is electrically insulated from the silicon gate by a 2-Am-thick SiO 2 layer. Fig. 4 shows an SEM of a lateral diamond field emission diode with four diamond bfingersq configured as a field emission cathode and a diamond anode located 2 Am laterally away from the diamond fingertips. The fabricated diamond emission diodes and triodes were tested for electron emission under vacuum at 10 6 torr. The emission current was recorded as a function of applied voltages. Fowler Nordheim (F N) equation was used to analyze the diamond field emission data ln I=E 2 ¼ ln ATK1 Tb 2 =U K2 TU 1:5 =b ð1=eþ ð1þ where K 1 and K 2 are constants: K 1 =1.5410 6 AeV/V 2, K 2 =6.8310 7 V/(cm ev 3/2 ), I is the emission current, U is the work function of the emitting surface in ev, b is the geometrical field enhancement factor, A is the emitting area and E is the applied electric field. Fig. 5 shows the field emission behavior of a vertical diamond field emission diode while inset shows the corresponding F N plot. The data was plotted using a special anode assembly called the indented anode as shown in Fig. 6 for reasons specified later. The turn-on field was ~15 V/Am. A high emission current of over 0.1 A (using pulse mode of 30 s duration) was recorded at 1670 V (34 V/ Am). The linear F N plot in the inset of Fig. 5 demonstrates the emission current of the diamond diode conforms to F N behavior. The F N plot shows two straight lines with different slopes. The line with the lower slope corresponds to low emission current regime (low emission field) and one with steeper slope corresponds to the high emission current region (high emission field). One explanation of the observed behavior could be: at lower electric field, emission occurs only from the sharper tips in the array. This leads to a smaller emission area (i.e. smaller extrapolated y-intercept value per the F N equation) with very high field enhance- Fig. 5. I V plot of diamond vacuum diode with high emission current. Inset shows the corresponding F N plot.

W.P. Kang et al. / Diamond & Related Materials 13 (2004) 1944 1948 1947 Fig. 6. Diode test configuration with indented anode. ment factor b, leading to the observed lower current but a shallow F N slope. At higher electric fields, more tips (including the less sharper tips) in the array are able to emit with an effective overall lower b. This leads to a higher emission area (i.e. bigger extrapolated y-intercept value per the F N equation) with lower field enhancement factor and hence the observed high current but a steeper F N slope. The high current measured conforms to F N field emission theory and differs from gas discharge phenomenon. The high emission current capability of this diamond vacuum diode is attributed to the ability to produce diamond emitters in array configuration by the molding method, the indented anode design and the high thermal conductivity of diamond. The indented-edge anode was designed so as to allow the use of a thicker spacer to withstand high voltage and at the same time have smaller anode cathode spacing than the spacer [6]. Using this special indented anode design, a vertical diamond field emission diode operable at high current is demonstrated. The electron emission characteristics, anode emission current versus anode voltage (I a V a plots), of a self-aligned gated diamond triode for various gate voltages (V g ) are shown in Fig. 7. The electrical characteristics of the diamond triode were characterized in a common emitter configuration. The plots demonstrate the linear and saturation behavior expected of a field-emission transistor. Saturation is seen for various gate voltages at anode voltage above 60 V. The figure indicates a low turn-on gate voltage of 22 V and a high emission current of 200 AA at a gate voltage of 32 V for an anode voltage of 300 V. The triode shows a high DC gain of 800 as evident from the figure. The DC gain of a triode is defined as l ¼ dv a dv g ; at I a ¼constant ð2þ For which, the anode voltage V a changes from 150 to 400 V, while the gate voltage V g has to change from 31.7 to 31.4 V at a constant anode current I a of 150 AA. The AC characteristics of the field emission triode show a high AC voltage gain of ~65 with a high output voltage of ~100 V for an input voltage of ~1.5 V as shown in Fig. 8. This indicates that the diamond field emission triode provides a high voltage gain when operated as an amplifier and is a very promising prospect for signal amplification applications. Fig. 7. I a V a V g plot of self-aligned gated diamond triode. The emission characteristic of a lateral diamond field emission diode is shown in Fig. 9. The figure shows that the lateral diamond field emitter has a very low turn-on voltage of ~5 V and a high emission current of 6 AA, from the four diamond fingers, at an anode voltage of 25 V. The anode cathode spacing is ~2 Am. Thus, the lateral field emitter exhibits a very low turn-on field of ~3V/Am, which is the lowest value reported for lateral field emitters [7 9]. Inset of Fig. 9 shows the corresponding F N plot for lateral field emitter. The linearity of this plot confirms the observed current to originate from electron field emission. The shallow slope (~9 V/Am) of the F N plot implies that the lateral diamond emitter diode has a high field enhancement factor. This high field enhancement factor is due to the fact that the diamond finger cathodes are made up of very small grain geometries with the smallest grain size of ~5 10 nm as observed from high magnification SEM pictures. High field enhancement factor can also be attributed to the sp 2 content of the film and presence of boron dopant in the diamond film [10]. It should be noted that boron-doped p-type Fig. 8. AC characteristics of self aligned vacuum triode.

1948 W.P. Kang et al. / Diamond & Related Materials 13 (2004) 1944 1948 Fig. 9. I V plot of lateral diamond emitter diode. Inset shows the corresponding F N plot. diamond without the incorporation of sp 2 content in the diamond film would degrade the field emission due to high work function [10 12]. However, it is clear that lateral diamond field emitters exhibit excellent field emission characteristics even prior to any application of special submicron photolithography patterning. 4. Conclusion In conclusion, a diamond field emission diode operable at high emission current over 0.1 A in an indented anode vertical configuration has been demonstrated. A diamond field emission triode with excellent transistor characteristics of high DC voltage gain and large AC voltage amplification is achieved. A lateral diamond field emitter with the lowest turn-on voltage and high emission current has been realized. Diamond vacuum emission diode with high emission current offers great promise in high current and high power applications, while diamond field emission triodes exhibiting comparable characteristics with solid state MOSFETs have promise for potential integrated circuit compatible vacuum microelectronic applications. An efficient lateral diamond field emitter has potential applications in sensors and microelectromechanical systems. References [1] J. van der Weide, Z. Zhang, P.K. Baumann, M.G. Wemnsell, J. Bernholc, R.J. Nemanich, Phys. Rev., B 50 (1994) 5803. [2] I.L. Krainsky, V.M. Asnin, G.T. Mearini, J.A. Dayton, Phys. Rev., B 53 (1996) 7650. [3] I.L. Krainsky, V.M. Asnin, Appl. Phys. Lett. 72 (1998) 2574. [4] M.W. Geis, J.C. Twichell, J. Macaulay, K. Okano, Appl. Phys. Lett. 67 (1995) 1328. [5] M.W. Geis, J. Gregory, B.B. Pate, IEEE Trans. Electron Devices 38 (1991) 619. [6] A. Wisitsora-at, W.P. Kang, J.L. Davidson, M. Howell, W. Hofmeister, D.V. Kerns, J. Vac. Sci. Technol., B 21 (4) (2003). [7] C.S. Lee, J.D. Lee, C.H. Han, IEEE Electron Device Lett. 21 (2000) 479. [8] M.Y.A. Turner, R.J. Roedel, M.N. Kozicki, J. Vac. Sci. Technol., B 17 (1999) 1561. [9] S.S. Park, D.I. Park, S.H. Hahm, J.H. Lee, H.C. Choi, J.H. Lee, IEEE Trans. Electron Devices 46 (1999) 1283. [10] A. Wisitsora-at, W.P. Kang, J.L. Davidson, Q. Li, J.F. Xu, D.V. Kerns, Appl. Surf. Sci. 146 (1999) 280. [11] C. Bandis, B.B. Pate, Appl. Phys. Lett. 69 (1996) 366. [12] R. Schlesser, et al., Appl. Phys. Lett. 70 (1997) 24.