From Sand to Silicon Making of a Chip Illustrations May 2009

Similar documents
32nm High-K/Metal Gate Version Including 2nd Generation Intel Core processor family

CMOS Digital Integrated Circuits Lec 2 Fabrication of MOSFETs

APPLICATION TRAINING GUIDE

EE4800 CMOS Digital IC Design & Analysis. Lecture 1 Introduction Zhuo Feng

Lecture 0: Introduction

Photolithography I ( Part 1 )

VLSI Design. Brief Syllabus. Course Scope. Major Contents. IC Evolution. Today s Outline

EECS 151/251A Spring 2019 Digital Design and Integrated Circuits. Instructors: Wawrzynek. Lecture 8 EE141

NNIN Nanotechnology Education

Major Fabrication Steps in MOS Process Flow

An Introduction to Electronics Systems Packaging. Prof. G. V. Mahesh. Department of Electronic Systems Engineering

VLSI Design. Introduction

Photolithography Technology and Application

420 Intro to VLSI Design

Topic 3. CMOS Fabrication Process

Module 11: Photolithography. Lecture 14: Photolithography 4 (Continued)

Transistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell Labratories. In 1961, first IC was introduced.

VLSI Design. Introduction

Arithmetic Logic Unit: A set of circuits dedicated to numerical calculations and logical operations

CMOS Technology. 1. Why CMOS 2. Qualitative MOSFET model 3. Building a MOSFET 4. CMOS logic gates. Handouts: Lecture Slides. metal ndiff.

ECE 5745 Complex Digital ASIC Design Topic 2: CMOS Devices

MICROPROCESSOR TECHNOLOGY

Chapter 2 Silicon Planar Processing and Photolithography

+1 (479)

FABRICATION OF CMOS INTEGRATED CIRCUITS. Dr. Mohammed M. Farag

Newer process technology (since 1999) includes :

Layout of a Inverter. Topic 3. CMOS Fabrication Process. The CMOS Process - photolithography (2) The CMOS Process - photolithography (1) v o.

Semiconductor Physics and Devices

Notes. (Subject Code: 7EC5)

EC0306 INTRODUCTION TO VLSI DESIGN

Lecture 7. Lithography and Pattern Transfer. Reading: Chapter 7

LSI ON GLASS SUBSTRATES

INTRODUCTION TO MOS TECHNOLOGY

EE 330 Lecture 7. Design Rules. IC Fabrication Technology Part 1

End-of-line Standard Substrates For the Characterization of organic

Module 11: Photolithography. Lecture11: Photolithography - I

Chapter 1, Introduction

Plan Optik AG. Plan Optik AG PRODUCT CATALOGUE

Intel's 65 nm Logic Technology Demonstrated on 0.57 µm 2 SRAM Cells

Semiconductor Back-Grinding

Outcomes. Spiral 1 / Unit 8. DeMorgan s Theorem DEMORGAN'S THEOREM. Transistor Implementations CMOS Logic Gates

Cameras and Exposure

Outline. 1 Introduction. 2 Basic IC fabrication processes. 3 Fabrication techniques for MEMS. 4 Applications. 5 Mechanics issues on MEMS MDL NTHU

Spiral 1 / Unit 8. Transistor Implementations CMOS Logic Gates

EE 5611 Introduction to Microelectronic Technologies Fall Thursday, September 04, 2014 Lecture 02

Dilbert

i- Line Photoresist Development: Replacement Evaluation of OiR

MEMC Korea Company TECHNOLOGY IS BUILT ON US. Tel Fax

DOE Project: Resist Characterization

State-of-the-art device fabrication techniques

IWORID J. Schmitz page 1. Wafer-level CMOS post-processing Jurriaan Schmitz

Exhibit 2 Declaration of Dr. Chris Mack

FINDINGS. REU Student: Philip Garcia Graduate Student Mentor: Anabil Chaudhuri Faculty Mentor: Steven R. J. Brueck. Figure 1

Chapter 3: Basics Semiconductor Devices and Processing 2006/9/27 1. Topics

Integrated diodes. The forward voltage drop only slightly depends on the forward current. ELEKTRONIKOS ĮTAISAI

EE 143 Microfabrication Technology Fall 2014

College of Engineering Department of Electrical Engineering and Computer Sciences University of California, Berkeley

IMAGING SILICON NANOWIRES

PHGN/CHEN/MLGN 435/535: Interdisciplinary Silicon Processing Laboratory. Simple Si solar Cell!

EECS130 Integrated Circuit Devices

Mathematics and Science in Schools in Sub-Saharan Africa

EECS130 Integrated Circuit Devices

Line-Following Robot

Semiconductor Manufacturing Technology. Semiconductor Manufacturing Technology. Photolithography: Resist Development and Advanced Lithography

Section 2: Lithography. Jaeger Chapter 2 Litho Reader. The lithographic process

Chapter 3 Basics Semiconductor Devices and Processing

Section 2: Lithography. Jaeger Chapter 2 Litho Reader. EE143 Ali Javey Slide 5-1

How man fabricates nano-sized objects

IENGINEERS- CONSULTANTS LECTURE NOTES SERIES ELECTRONICS ENGINEERING 1 YEAR UPTU. Lecture-4

Digital camera. Sensor. Memory card. Circuit board

A Perspective on Semiconductor Equipment. R. B. Herring March 4, 2004

UMS User guide for bare dies GaAs MMIC. storage, pick & place, die attach and wire bonding

Institute of Solid State Physics. Technische Universität Graz. Lithography. Peter Hadley

Lecture - 01 Introduction to Integrated Circuits (IC) Technology

EMERGING SUBSTRATE TECHNOLOGIES FOR PACKAGING

Applications of Maskless Lithography for the Production of Large Area Substrates Using the SF-100 ELITE. Jay Sasserath, PhD

ISSCC 2003 / SESSION 1 / PLENARY / 1.1

2009 Spring CS211 Digital Systems & Lab 1 CHAPTER 3: TECHNOLOGY (PART 2)

The future of lithography and its impact on design

B. Flip-Chip Technology

write-nanocircuits Direct-write Jaebum Joo and Joseph M. Jacobson Molecular Machines, Media Lab Massachusetts Institute of Technology, Cambridge, MA

NERVE TESTER KIT MODEL K-20. Assembly and Instruction Manual. Elenco Electronics, Inc.

Layers. Layers. Layers. Transistor Manufacturing COMP375 1

DIY fabrication of microstructures by projection photolithography

Device Fabrication: Photolithography

Electrical Functions Notes

Session 3: Solid State Devices. Silicon on Insulator

Semiconductor Devices

Megapixels and more. The basics of image processing in digital cameras. Construction of a digital camera

Lithography. 3 rd. lecture: introduction. Prof. Yosi Shacham-Diamand. Fall 2004

VLSI DESIGN. Small Scale Integration(SSI) Medium Scale Integration(MSI) Extra Large Scale Integration(ELSI) Giga Scale Integration(GSI)

Semiconductor Security Techniques Utilizing Invisible Bias Generators

Etching Small Samples and the Effects of Using a Carrier Wafer STS ICP-RIE

Section 2: Lithography. Jaeger Chapter 2. EE143 Ali Javey Slide 5-1

UNIT-VI FIELD EFFECT TRANSISTOR. 1. Explain about the Field Effect Transistor and also mention types of FET s.

2 Integrated Circuit Manufacturing:

Intel Demonstrates High-k + Metal Gate Transistor Breakthrough on 45 nm Microprocessors

A BASIC EXPERIMENTAL STUDY OF CAST FILM EXTRUSION PROCESS FOR FABRICATION OF PLASTIC MICROLENS ARRAY DEVICE

3D TSV Micro Cu Column Chip-to-Substrate/Chip Assmbly/Packaging Technology

In this lecture we will begin a new topic namely the Metal-Oxide-Semiconductor Field Effect Transistor.

Transcription:

From Sand to Silicon Making of a Chip Illustrations May 2009 1

The illustrations on the following foils are low resolution images that visually support the explanations of the individual steps. For publishing purposes there are high resolution JPEG files posted to the Intel website: www.intel.com/pressroom/kits/chipmaking Optionally high resolution TIFF images are available as well. Please request them from markus.weingartner@intel.com 2

Sand / Ingot Sand With about 25% (mass) Silicon is after Oxygen the second most frequent chemical element in the earth s crust. Sand especially Quartz - has high percentages of Silicon in the form of Silicon dioxide (SiO 2 ) and is the base ingredient for semiconductor manufacturing. Melted Silicon Silicon is purified in multiple steps to finally reach semiconductor manufacturing quality which is called Electronic Grade Silicon. Electronic Grade Silicon may only have one alien atom every one billion Silicon atoms. In this picture you can see how one big crystal is grown from the purified silicon melt. The resulting mono crystal is called Ingot. Mono-crystal Silicon Ingot An ingot has been produced from Electronic Grade Silicon. One ingot weights about 100 kilograms (=220 pounds) and has a Silicon purity of 99.9999%. 3

Ingot / Wafer Ingot Slicing The Ingot is cut into individual silicon discs called wafers. Wafer The wafers are polished until they have flawless, mirror-smooth surfaces. Intel buys those manufacturing ready wafers from third party companies. Intel s highly advanced 45nm High-K/Metal Gate process uses wafers with a diameter of 300 millimeter (~12 inches). When Intel first began making chips, the company printed circuits on 2-inch (50mm) wafers. Now the company uses 300mm wafers, resulting in decreased costs per chip. 4

Photo Lithography Applying Photo Resist The liquid (blue here) that s poured onto the wafer while it spins is a photo resist finish similar as the one known from film photography. The wafer spins during this step to allow very thin and even application of this photo resist layer. Exposure The photo resist finish is exposed to ultra violet (UV) light. The chemical reaction triggered by that process step is similar to what happens to film material in a film camera the moment you press the shutter button. The photo resist finish that s exposed to UV light will become soluble. The exposure is done using masks that act like stencils in this process step. When used with UV light, masks create the various circuit patterns on each layer of the microprocessor. A lens (middle) reduces the mask s image. So what gets printed on the wafer is typically four times smaller linearly than the mask s pattern. Exposure Although usually hundreds of microprocessors are built on a single wafer, this picture story will only focus on a small piece of a microprocessor from now on on a transistor or parts thereof. A transistor acts as a switch, controlling the flow of electrical current in a computer chip. Intel researchers have developed transistors so small that about 30 million of them could fit on the head of a pin. 5

Etching Washing off of Photo Resist The gooey photo resist is completely dissolved by a solvent. This reveals a pattern of photo resist made by the mask. Etching The photo resist is protecting material that should not be etched away. Revealed material will be etched away with chemicals. Removing Photo Resist After the etching the photo resist is removed and the desired shape becomes visible. 6

Ion Implantation Applying Photo Resist There s photo resist (blue color) applied, exposed and exposed photo resist is being washed off before the next step. The photo resist will protect material that should not get ions implanted. Ion Implantation Through a process called ion implantation (one form of a process called doping), the exposed areas of the silicon wafer are bombarded with various chemical impurities called Ions. Ions are implanted in the silicon wafer to alter the way silicon in these areas conducts electricity. Ions are shot onto the surface of the wafer at very high speed. An electrical field accelerates the ions to a speed of over 300,000 km/h (~185,000 mph) Removing Photo Resist After the ion implantation the photo resist will be removed and the material that should have been doped (green) has alien atoms implanted now (notice slight variations in color) 7

Metal Deposition Ready Transistor This transistor is close to being finished. Three holes have been etched into the insulation layer (magenta color) above the transistor. These three holes will be filled with copper which will make up the connections to other transistors. Electroplating The wafers are put into a copper sulphate solution as this stage. The copper ions are deposited onto the transistor thru a process called electroplating. The copper ions travel from the positive terminal (anode) to the negative terminal (cathode) which is represented by the wafer. After Electroplating On the wafer surface the copper ions settle as a thin layer of copper. 8

Metal Layers Polishing The excess material is polished off. Metal Layers scale: transistor level (six transistors combined ~500nm) Multiple metal layers are created to interconnect (think: wires) in between the various transistors. How these connections have to be wired is determined by the architecture and design teams that develop the functionality of the respective processor (e.g. Intel Core i7 Processor ). While computer chips look extremely flat, they may actually have over 20 layers to form complex circuitry. If you look at a magnified view of a chip, you will see an intricate network of circuit lines and transistors that look like a futuristic, multi-layered highway system. 9

Wafer Sort Test / Slicing Wafer Sort Test scale: die level (~10mm / ~0.5 inch) This fraction of a ready wafer is being put to a first functionality test. In this stage test patterns are fed into every single chip and the response from the chip monitored and compared to the right answer. Wafer Slicing The wafer is cut into pieces (called dies). Discarding faulty Dies The dies that responded with the right answer to the test pattern will be put forward for the next step (packaging). 10

Packaging Individual Die scale: die level (~10mm / ~0.5 inch) This is an individual die which has been cut out in the previous step (slicing). The die shown here is a die of an Intel Core i7 Processor. Packaging scale: package level (~20mm / ~1 inch) The substrate, the die and the heatspreader are put together to form a completed processor. The green substrate builds the electrical and mechanical interface for the processor to interact with the rest of the PC system. The silver heatspreader is a thermal interface where a cooling solution will be put on to. This will keep the processor cool during operation. Processor scale: package level (~20mm / ~1 inch) Completed processor (Intel Core i7 Processor in this case). A microprocessor is the most complex manufactured product on earth. In fact, it takes hundreds of steps only the most important ones have been visualized in this picture story - in the world's cleanest environment (a microprocessor fab) to make microprocessors. 11

Class Testing / Completed Processor Class Testing scale: package level (~20mm / ~1 inch) During this final test the processors will be tested for their key characteristics (among the tested characteristics are power dissipation and maximum frequency). Binning scale: package level (~20mm / ~1 inch) Based on the test result of class testing processors with the same capabilities are put into the same transporting trays. Retail Package scale: package level (~20mm / ~1 inch) The readily manufactured and tested processors (again Intel Core i7 Processor is shown here) either go to system manufacturers in trays or into retail stores in a box such as that shown here. 12

13